From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B7DC257423; Wed, 19 Feb 2025 21:17:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739999881; cv=none; b=lgPjx/L8EY3FWSX8kaVCdnCO719agDOZ5tRtnph80svlBKEBc2ke3u3JC/+3MSDQQvGHGlZrfU9mWtFYgoNUZCwizp+PRNSg3KRK3md/WtBEXA0NsxiH6gcXN3XrT5NKu/0CUujlfwbVhOGyVZdZK1kaHaQZOsJ36pzH+FmCaZk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739999881; c=relaxed/simple; bh=NWvfWL4x/mYNC2me0yLmgTSDV0ZslhbjqR3dnIz9sxg=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=P2FALDt6GFyUnFaiclPSfBHSXeiyDFZn9L6Su5S3DB5SuS6iUKq+HGd2lP9n9MoI8LXBWP+IcD9TRE9AsP1W8edyZyMwPMCGL+sXBUIldfMEasxuqBU1jnkhiNY1waG4tRkvI694vPiQJMpssujYKrlQQyx1dplJRmgx+gq9Kks= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=YdKxKivw; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="YdKxKivw" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 51JG4Fnu011661; Wed, 19 Feb 2025 21:17:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= w48HOZMFw01ljPkQupwltv/5BomVknzkOw4r7VsrW58=; b=YdKxKivwenLwBHZL 4s+orJp2TcH0p/rj7gUOPXyMDunbpoCHvQdNu2MscCzj2gdZvvA95ddMnazi8QMQ DrpyZ+59oN0mBpAxS6IKp0nm1maY3mhcTMnC+dNsa8hYX5uLWWFD1BNZQUXjkYVl Fbq4OsR+4jNKMezm3a4Gn0QOTqkT7L1pNUG/UtXMM1+K8yjSSbxKH6tUpIiYUptw snOCjLt23VtuPJhSQNLF68D68WHpUWRZZwH5UKiMDg4C5DSq8pLt1nae/EmYhg1b 86k2hFt5BhRktAglO0WMvkNK1WLPMCPxS2yj+hBg5XALFQJvqrd2xS83zcT/mCXe Xdhi5A== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44vyy3kyhh-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 19 Feb 2025 21:17:45 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 51JLHaji030396 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 19 Feb 2025 21:17:36 GMT Received: from [10.134.70.212] (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 19 Feb 2025 13:17:35 -0800 Message-ID: Date: Wed, 19 Feb 2025 13:17:35 -0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 00/16] drm/msm: Add support for SM8750 Content-Language: en-US To: Dmitry Baryshkov CC: , Marijn Suijten , Rob Herring , "Maarten Lankhorst" , Simona Vetter , David Airlie , Abhinav Kumar , , "Krzysztof Kozlowski" , Neil Armstrong , Kuogee Hsieh , , Jonathan Marek , , , "Srini Kandagatla" , Rob Clark , Sean Paul , Maxime Ripard , "Thomas Zimmermann" , Krishna Manikandan , Krzysztof Kozlowski , "Conor Dooley" References: <20250217-b4-sm8750-display-v2-0-d201dcdda6a4@linaro.org> From: Jessica Zhang In-Reply-To: <20250217-b4-sm8750-display-v2-0-d201dcdda6a4@linaro.org> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: SvzmE1HiS2uImoE2ToLabryis8mtKYIl X-Proofpoint-GUID: SvzmE1HiS2uImoE2ToLabryis8mtKYIl X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-19_09,2025-02-19_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 impostorscore=0 mlxlogscore=999 bulkscore=0 mlxscore=0 spamscore=0 lowpriorityscore=0 phishscore=0 priorityscore=1501 clxscore=1011 malwarescore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2502100000 definitions=main-2502190160 On 2/17/2025 8:41 AM, Krzysztof Kozlowski wrote: > Hi, > > Dependency / Rabased on top of: > https://lore.kernel.org/all/20241214-dpu-drop-features-v1-0-988f0662cb7e@linaro.org/ > > Changes in v2: > - Implement LM crossbar, 10-bit alpha and active layer changes: > New patch: drm/msm/dpu: Implement new v12.0 DPU differences > - New patch: drm/msm/dpu: Add missing "fetch" name to set_active_pipes() > - Add CDM > - Split some DPU patch pieces into separate patches: > drm/msm/dpu: Drop useless comments > drm/msm/dpu: Add LM_7, DSC_[67], PP_[67] and MERGE_3D_5 > drm/msm/dpu: Add handling of LM_6 and LM_7 bits in pending flush mask > - Split DSI and DSI PHY patches > - Mention CLK_OPS_PARENT_ENABLE in DSI commit > - Mention DSI PHY PLL work: > https://patchwork.freedesktop.org/patch/542000/?series=119177&rev=1 > - DPU: Drop SSPP_VIG4 comments > - DPU: Add CDM > - Link to v1: https://lore.kernel.org/r/20250109-b4-sm8750-display-v1-0-b3f15faf4c97@linaro.org > > Description: > ============= > I got modetest writeback working, but DSI panel on MTP8750 still shows > darkness. Hey Dmitry, Just wanted to emphasize this note on Krzysztof's cover letter. Can we hold off on picking up the DSI parts of this series until the DSI panel comes up for MTP8750? Thanks, Jessica Zhang > > Best regards, > Krzysztof > > --- > Krzysztof Kozlowski (16): > dt-bindings: display/msm: dsi-controller-main: Combine if:then: entries > dt-bindings: display/msm: dsi-controller-main: Add missing minItems > dt-bindings: display/msm: dsi-phy-7nm: Add SM8750 > dt-bindings: display/msm: dsi-controller-main: Add SM8750 > dt-bindings: display/msm: dp-controller: Add SM8750 > dt-bindings: display/msm: qcom,sm8650-dpu: Add SM8750 > dt-bindings: display/msm: qcom,sm8750-mdss: Add SM8750 > drm/msm/dpu: Drop useless comments > drm/msm/dpu: Add LM_7, DSC_[67], PP_[67] and MERGE_3D_5 > drm/msm/dpu: Add handling of LM_6 and LM_7 bits in pending flush mask > drm/msm/dsi/phy: Add support for SM8750 > drm/msm/dsi: Add support for SM8750 > drm/msm/dpu: Add support for SM8750 > drm/msm/dpu: Add missing "fetch" name to set_active_pipes() > drm/msm/dpu: Implement new v12.0 DPU differences > drm/msm/mdss: Add support for SM8750 > > .../bindings/display/msm/dp-controller.yaml | 4 + > .../bindings/display/msm/dsi-controller-main.yaml | 124 +++--- > .../bindings/display/msm/dsi-phy-7nm.yaml | 1 + > .../bindings/display/msm/qcom,sm8650-dpu.yaml | 1 + > .../bindings/display/msm/qcom,sm8750-mdss.yaml | 460 +++++++++++++++++++ > .../drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h | 496 +++++++++++++++++++++ > drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 59 ++- > drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 12 + > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 35 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 1 + > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c | 71 ++- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.h | 19 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c | 210 ++++++++- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.h | 18 + > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h | 6 + > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 1 + > drivers/gpu/drm/msm/dsi/dsi.h | 2 + > drivers/gpu/drm/msm/dsi/dsi_cfg.c | 25 ++ > drivers/gpu/drm/msm/dsi/dsi_cfg.h | 1 + > drivers/gpu/drm/msm/dsi/dsi_host.c | 80 ++++ > drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 2 + > drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 1 + > drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c | 79 +++- > drivers/gpu/drm/msm/msm_mdss.c | 33 ++ > drivers/gpu/drm/msm/msm_mdss.h | 1 + > .../gpu/drm/msm/registers/display/dsi_phy_7nm.xml | 14 + > 26 files changed, 1655 insertions(+), 101 deletions(-) > --- > base-commit: 44ddcc7604ae61eadc748ccc6156bf4b98697978 > change-id: 20250109-b4-sm8750-display-6ea537754af1 > > Best regards, > -- > Krzysztof Kozlowski >