From: Tian Zheng <zhengtian10@huawei.com>
To: Leonardo Bras <leo.bras@arm.com>, Marc Zyngier <maz@kernel.org>
Cc: Tian Zheng <zhengtian10@huawei.com>, <oliver.upton@linux.dev>,
<catalin.marinas@arm.com>, <corbet@lwn.net>,
<pbonzini@redhat.com>, <will@kernel.org>,
<linux-kernel@vger.kernel.org>, <yuzenghui@huawei.com>,
<wangzhou1@hisilicon.com>, <yezhenyu2@huawei.com>,
<xiexiangyou@huawei.com>, <zhengchuan@huawei.com>,
<joey.gouly@arm.com>, <kvmarm@lists.linux.dev>,
<kvm@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
<linux-doc@vger.kernel.org>, <suzuki.poulose@arm.com>
Subject: Re: [PATCH v2 1/5] arm64/sysreg: Add HDBSS related register information
Date: Mon, 26 Jan 2026 10:21:42 +0800 [thread overview]
Message-ID: <f27c6ada-7994-4ef8-a10e-27d26ed5af0f@huawei.com> (raw)
In-Reply-To: <aXI-XHF2jz7arOwg@devkitleo>
On 1/22/2026 11:12 PM, Leonardo Bras wrote:
> On Sat, Nov 22, 2025 at 12:40:27PM +0000, Marc Zyngier wrote:
>> On Fri, 21 Nov 2025 09:23:38 +0000,
>> Tian Zheng <zhengtian10@huawei.com> wrote:
>>>
>>> From: eillon <yezhenyu2@huawei.com>
>>>
>>> The ARM architecture added the HDBSS feature and descriptions of
>>> related registers (HDBSSBR/HDBSSPROD) in the DDI0601(ID121123) version,
>>> add them to Linux.
>>>
>>> Signed-off-by: eillon <yezhenyu2@huawei.com>
>>> Signed-off-by: Tian Zheng <zhengtian10@huawei.com>
>>> ---
>>> arch/arm64/include/asm/esr.h | 2 ++
>>> arch/arm64/include/asm/kvm_arm.h | 1 +
>>> arch/arm64/tools/sysreg | 28 ++++++++++++++++++++++++++++
>>> 3 files changed, 31 insertions(+)
>>>
>>> diff --git a/arch/arm64/include/asm/esr.h b/arch/arm64/include/asm/esr.h
>>> index e1deed824464..a6f3cf0b9b86 100644
>>> --- a/arch/arm64/include/asm/esr.h
>>> +++ b/arch/arm64/include/asm/esr.h
>>> @@ -159,6 +159,8 @@
>>> #define ESR_ELx_CM (UL(1) << ESR_ELx_CM_SHIFT)
>>>
>>> /* ISS2 field definitions for Data Aborts */
>>> +#define ESR_ELx_HDBSSF_SHIFT (11)
>>> +#define ESR_ELx_HDBSSF (UL(1) << ESR_ELx_HDBSSF_SHIFT)
>>> #define ESR_ELx_TnD_SHIFT (10)
>>> #define ESR_ELx_TnD (UL(1) << ESR_ELx_TnD_SHIFT)
>>> #define ESR_ELx_TagAccess_SHIFT (9)
>>> diff --git a/arch/arm64/include/asm/kvm_arm.h b/arch/arm64/include/asm/kvm_arm.h
>>> index 1da290aeedce..b71122680a03 100644
>>> --- a/arch/arm64/include/asm/kvm_arm.h
>>> +++ b/arch/arm64/include/asm/kvm_arm.h
>>> @@ -124,6 +124,7 @@
>>> TCR_EL2_ORGN0_MASK | TCR_EL2_IRGN0_MASK)
>>>
>>> /* VTCR_EL2 Registers bits */
>>> +#define VTCR_EL2_HDBSS (1UL << 45)
>>
>> I think it is time to convert VTCR_EL2 to the sysreg infrastructure
>> instead of adding extra bits here.
>
>
> Hi Marc, Tian,
>
> Marc, IIUC the above was implemented by
> https://lore.kernel.org/all/20251210173024.561160-1-maz@kernel.org
>
> Which was recently applied to next, and it its way to mainstream.
>
> Tian, I think it's worth rebasing this patchset on top of the above.
>
Indeed, I've been following Marc's VTCR_EL2 patch and will rebase my
changes on top of it.
> BTW, I am working on using the feature enabled by this patchset on a new
> optimization, so please include me on any new release.
Sure, I'll make sure you're on the Cc list for the next revision.
>
> Thanks!
> Leo
>
next prev parent reply other threads:[~2026-01-26 2:21 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-21 9:23 [PATCH v2 0/5] Support the FEAT_HDBSS introduced in Armv9.5 Tian Zheng
2025-11-21 9:23 ` [PATCH v2 1/5] arm64/sysreg: Add HDBSS related register information Tian Zheng
2025-11-22 12:40 ` Marc Zyngier
2025-11-27 11:48 ` Tian Zheng
2025-12-02 6:51 ` Tian Zheng
2026-01-22 15:12 ` Leonardo Bras
2026-01-22 15:16 ` Leonardo Bras
2026-01-23 10:15 ` Marc Zyngier
2026-01-26 2:21 ` Tian Zheng [this message]
2026-01-26 11:50 ` Leonardo Bras
2025-11-21 9:23 ` [PATCH v2 2/5] KVM: arm64: Support set the DBM attr during memory abort Tian Zheng
2025-11-22 12:54 ` Marc Zyngier
2025-11-27 12:19 ` Tian Zheng
2026-01-29 17:02 ` Leonardo Bras
2026-01-29 18:48 ` Marc Zyngier
2025-11-21 9:23 ` [PATCH v2 3/5] KVM: arm64: Add support for FEAT_HDBSS Tian Zheng
2025-11-22 13:25 ` Marc Zyngier
2025-11-27 13:24 ` Tian Zheng
2025-11-21 9:23 ` [PATCH v2 4/5] KVM: arm64: Enable HDBSS support and handle HDBSSF events Tian Zheng
2025-11-22 16:17 ` Marc Zyngier
2025-11-28 9:21 ` Tian Zheng
2025-12-17 13:39 ` Robert Hoo
2025-12-24 6:15 ` Tian Zheng
2025-12-28 13:21 ` Robert Hoo
2026-01-09 7:52 ` Tian Zheng
2025-11-21 9:23 ` [PATCH v2 5/5] KVM: arm64: Document HDBSS ioctl Tian Zheng
2025-11-21 9:54 ` [PATCH v2 0/5] Support the FEAT_HDBSS introduced in Armv9.5 Marc Zyngier
2025-11-21 10:21 ` z00939249
2025-11-22 16:23 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f27c6ada-7994-4ef8-a10e-27d26ed5af0f@huawei.com \
--to=zhengtian10@huawei.com \
--cc=catalin.marinas@arm.com \
--cc=corbet@lwn.net \
--cc=joey.gouly@arm.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.linux.dev \
--cc=leo.bras@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maz@kernel.org \
--cc=oliver.upton@linux.dev \
--cc=pbonzini@redhat.com \
--cc=suzuki.poulose@arm.com \
--cc=wangzhou1@hisilicon.com \
--cc=will@kernel.org \
--cc=xiexiangyou@huawei.com \
--cc=yezhenyu2@huawei.com \
--cc=yuzenghui@huawei.com \
--cc=zhengchuan@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®