From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from BN1PR04CU002.outbound.protection.outlook.com (mail-eastus2azon11010002.outbound.protection.outlook.com [52.101.56.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 06AF5443311 for ; Fri, 31 Jul 2026 17:52:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.56.2 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785520366; cv=fail; b=pwR3MXUqJLSNNaXXQ+AMrNh45EEH28PV7bmLYECe0EHGK6nzUT4V006m0iYruJS37CiuxFNyYemXxCy9QlYx9ySgaMLPPhw4z53q173Dn2xYQo+5+B3hq+47mOdiYatWRGuxwsQapTCwQssfSxzqG5jisBHMYrZ2u+WpkLZcS2g= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1785520366; c=relaxed/simple; bh=EfniRFqGVgVPIeBVQn38pwsMZeZxPSHR1bnapjfCSDA=; h=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To: Content-Type:MIME-Version; b=oXvimVj8AvIwgeTrLS8Z9DPZpKviJGAEozgxO85gVXBTkMaZ6umkYgMxi35sekBqbX4qRmtPAQXwmYNEiv8wsS0CIXNkIiCH/2/LwNEal9VD/2DaY+B0yhIyN8BHy1qu8qWF/fKiijqKlywVqcscC2b3nzsJSgxT7f++4hBFEQ4= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com; spf=fail smtp.mailfrom=amd.com; dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b=KHTG7i9b; arc=fail smtp.client-ip=52.101.56.2 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=amd.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b="KHTG7i9b" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=gbTn5AtZkaqJJy3Fg6x5JbZAThi3djRg4bNiMy8+apBuRoT0k0jGdVWr4ec8m4YXUw0c4sjMjFGvFbWLSdIFQlyAa4vGGMZBjqrUyYDE2VoNBAcvAb5x0BRYYtKWLVf9DgUc1qmGIw38giuMvR6c1Zg1arg1tuoK8nhR8ElYncdVzy57Hn/xd+XJKlzdElUHmvAJFoXgsc7C03YHN/klt2MTrjQHH3bOPuHRi5m3I1YdO1rgHFo8tXFBaAfEl11N76clVURG9Zy2vH9c/IUGMErdHRi+Tkq4rHs8WrOOEM+RuOty6TZIB7m2dtguEbXXurbnuAmB6UacznCyBfdI4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=98TnM/hgpNoiCwObibsGXvCEpPXF0cCXUH+j3M7Z73Q=; b=W6NvTPBC2mrEf4RyJGgzvjDBPhlSzSItpR8EHKJVt6ht0Y6TbythohPyi29eJ8mCGA8jshMonmyjql84Yg5NGdMphlC1sKYLW6Ygw9uPgKVAHgQlbdD37qHkCIVY0iky3Jqw1NG0u3lHkd/GD4zXsp8++I/mWEcBT1jKt6iOO2ULPcY81/TVuzV5mK1mb11Cbo4R/EQuDcnJPbgI7MtIwF7ucTfiKzruhosp1uOX9J3zUtaGsKS0AAKDA3wWYJEgYh08iGZZUMLObmh9UdOr2DfgTV9TxE6trzLsPiR+WCiuMAn5kyKBcFjaAEC3g+ZHL6jYRk7O3ZNPu/uNUUQoeg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=98TnM/hgpNoiCwObibsGXvCEpPXF0cCXUH+j3M7Z73Q=; b=KHTG7i9b0PhYMT5/cAZTqqNyWbjndbnxONRrsiaiH+cOZsb4Lb/ZsfGeaGNJSQ6uvRZrGa02IFH4+lO/eb0jrRfwxoEvkjASrXG5FWT9TMvhoKnn4LFVE02VCa3LbdlWkBRgqT3SBzGXOB4OPsBzahwjZfE7hiH236i0xHf5p3A= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com; Received: from SN7PR12MB8131.namprd12.prod.outlook.com (2603:10b6:806:32d::12) by CY8PR12MB8065.namprd12.prod.outlook.com (2603:10b6:930:73::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.270.16; Fri, 31 Jul 2026 17:52:40 +0000 Received: from SN7PR12MB8131.namprd12.prod.outlook.com ([fe80::c2dd:62c5:67fe:aa46]) by SN7PR12MB8131.namprd12.prod.outlook.com ([fe80::c2dd:62c5:67fe:aa46%4]) with mapi id 15.21.0270.012; Fri, 31 Jul 2026 17:52:40 +0000 Message-ID: Date: Fri, 31 Jul 2026 12:52:39 -0500 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 3/7] x86/sev: Allow the guest to configure interrupt vectors for the hypervisor To: Melody Wang , x86@kernel.org Cc: LKML References: Content-Language: en-US From: Tom Lendacky Autocrypt: addr=thomas.lendacky@amd.com; keydata= xsFNBFaNZYkBEADxg5OW/ajpUG7zgnUQPsMqWPjeAxtu4YH3lCUjWWcbUgc2qDGAijsLTFv1 kEbaJdblwYs28z3chM7QkfCGMSM29JWR1fSwPH18WyAA84YtxfPD8bfb1Exwo0CRw1RLRScn 6aJhsZJFLKyVeaPO1eequEsFQurRhLyAfgaH9iazmOVZZmxsGiNRJkQv4YnM2rZYi+4vWnxN 1ebHf4S1puN0xzQsULhG3rUyV2uIsqBFtlxZ8/r9MwOJ2mvyTXHzHdJBViOalZAUo7VFt3Fb aNkR5OR65eTL0ViQiRgFfPDBgkFCSlaxZvc7qSOcrhol160bK87qn0SbYLfplwiXZY/b/+ez 0zBtIt+uhZJ38HnOLWdda/8kuLX3qhGL5aNz1AeqcE5TW4D8v9ndYeAXFhQI7kbOhr0ruUpA udREH98EmVJsADuq0RBcIEkojnme4wVDoFt1EG93YOnqMuif76YGEl3iv9tYcESEeLNruDN6 LDbE8blkR3151tdg8IkgREJ+dK+q0p9UsGfdd+H7pni6Jjcxz8mjKCx6wAuzvArA0Ciq+Scg hfIgoiYQegZjh2vF2lCUzWWatXJoy7IzeAB5LDl/E9vz72cVD8CwQZoEx4PCsHslVpW6A/6U NRAz6ShU77jkoYoI4hoGC7qZcwy84mmJqRygFnb8dOjHI1KxqQARAQABzSZUb20gTGVuZGFj a3kgPHRob21hcy5sZW5kYWNreUBhbWQuY29tPsLBmQQTAQoAQwIbIwcLCQgHAwIBBhUIAgkK CwQWAgMBAh4BAheAAhkBFiEE3Vil58OMFCw3iBv13v+a5E8wTVMFAmkbaKgFCRZQah8ACgkQ 3v+a5E8wTVPFyg//UYANiuHfxxJET8D6p/vIV0xYcf1SXCG78M+5amqcE/4cCIJWyAT3A1nP zwyQIaIjUlGsXQtNgC1uVteCnMNJCjVQm0nLlJ9IVtXxzRg0QKjuSdZxuL5jrIon4xW9hTJR 94i2v3Fx5UWyP2TB6qZOcB0jgh0l01GHF9/DVJbmQlpvQB4Z1uNv09Q7En6EXi28TSv0Ffd1 p8vKqxwz7CMeAeZpn5i7s1QE/mQtdkyAmhuGD12tNbWzFamrDD1Kq3Em4TIFko0+k5+oQAAf JFaZc1c0D4GtXwvv4y+ssI0eZuOBXapUHeNNVf3JGuF6ZPLNPAe5gMQrmsJinEArVYRQCuDA BZakbKw9YJpGhnSVeCl2zSHcVgXuDs4J2ONxdsGynYv5cjPb4XTYPaE1CZH7Vy1tqma8eErG rcCyP1seloaC1UQcp8UDAyEaBjh3EqvTvgl+SppHz3im0gPJgR9km95BA8iGx9zqDuceATBc +A007+XxdFIsifMGlus0DKPmNAJaLkEEUMedBBxH3bwQ+z8tmWHisCZQJpUeGkwttD1LK/xn KRnu8AQpSJBB2oKAX1VtLRn8zLQdGmshxvsLUkKdrNE6NddhhfULqufNBqul0rrHGDdKdTLr cK5o2dsf9WlC4dHU2PiXP7RCjs1E5Ke0ycShDbDY5Zeep/yhNWLOwU0EVo1liQEQAL7ybY01 hvEg6pOh2G1Q+/ZWmyii8xhQ0sPjvEXWb5MWvIh7RxD9V5Zv144EtbIABtR0Tws7xDObe7bb r9nlSxZPur+JDsFmtywgkd778G0nDt3i7szqzcQPOcR03U7XPDTBJXDpNwVV+L8xvx5gsr2I bhiBQd9iX8kap5k3I6wfBSZm1ZgWGQb2mbiuqODPzfzNdKr/MCtxWEsWOAf/ClFcyr+c/Eh2 +gXgC5Keh2ZIb/xO+1CrTC3Sg9l9Hs5DG3CplCbVKWmaL1y7mdCiSt2b/dXE0K1nJR9ZyRGO lfwZw1aFPHT+Ay5p6rZGzadvu7ypBoTwp62R1o456js7CyIg81O61ojiDXLUGxZN/BEYNDC9 n9q1PyfMrD42LtvOP6ZRtBeSPEH5G/5pIt4FVit0Y4wTrpG7mjBM06kHd6V+pflB8GRxTq5M 7mzLFjILUl9/BJjzYBzesspbeoT/G7e5JqbiLWXFYOeg6XJ/iOCMLdd9RL46JXYJsBZnjZD8 Rn6KVO7pqs5J9K/nJDVyCdf8JnYD5Rq6OOmgP/zDnbSUSOZWrHQWQ8v3Ef665jpoXNq+Zyob pfbeihuWfBhprWUk0P/m+cnR2qeE4yXYl4qCcWAkRyGRu2zgIwXAOXCHTqy9TW10LGq1+04+ LmJHwpAABSLtr7Jgh4erWXi9mFoRABEBAAHCwXwEGAEKACYCGwwWIQTdWKXnw4wULDeIG/Xe /5rkTzBNUwUCaRto5wUJFlBqXgAKCRDe/5rkTzBNUw4/EAClG106SeHXiJ+ka6aeHysDNVgZ 8pUbB2f8dWI7kzD5AZ5kLENnsi1MzJRYBwtg/vVVorZh6tavUwcIvsao+TnV57gXAWr6sKIc xyipxRVEXmHts22I6vL1DirLAoOLAwWilkM+JzbVE3MMvC+cCVnMzzchrMYDTqn1mjCCwiIe u5oop+K/RgeHYPsraumyA9/kj8iazrLM+lORukCNM7+wlRClcY8TGX+VllANym9B6FMxsJ5z Q7JeeXIgyGlcBRME+m3g40HfIl+zM674gjv2Lk+KjS759KlX27mQfgnAPX4tnjLcmpSQJ77I Qg+Azi/Qloiw7L/WsmxEO5ureFgGIYDQQUeM1Qnk76K5Z3Nm8MLHtjw3Q7kXHrbYn7tfWh4B 7w5Lwh6NoF88AGpUrosARVvIAd93oo0B9p40Or4c5Jao1qqsmmCCD0dl7WTJCboYTa2OWd99 oxS7ujw2t1WMPD0cmriyeaFZnT5cjGbhkA+uQGuT0dMQJdLqW3HRwWxyiGU/jZUFjHGFmUrj qFAgP+x+ODm6/SYn0LE0VLbYuEGfyx5XcdNnSvww1NLUxSvuShcJMII0bSgP3+KJtFqrUx9z l+/NCGvn/wMy6NpYUpRSOmsqVv0N71LbtXnHRrJ42LzWiRW2I5IWsb1TfdMAyVToHPNaEb0i WiyqywZI5g== In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-ClientProxiedBy: SN7PR04CA0082.namprd04.prod.outlook.com (2603:10b6:806:121::27) To SN7PR12MB8131.namprd12.prod.outlook.com (2603:10b6:806:32d::12) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SN7PR12MB8131:EE_|CY8PR12MB8065:EE_ X-MS-Office365-Filtering-Correlation-Id: 0286f5f0-b146-42f1-6c98-08deef2c83dd X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|1800799024|23010399003|366016|4143699003|11063799006|56012099006|10067099003|22082099003|18002099003|3023799007; X-Microsoft-Antispam-Message-Info: oGSMpcIoc6nH8ebGTbf8MW+oPqbceo4zwHjv9ScCAY8Fk4y/gxXZA4Zch9jWmrEEbC0tx7RRX3cCa8sH7GnaR4cIJkOCKYFcysuUfg15CbxV8dQldY2g1U329/lcXTrB+SLJAojrVgybhq3M5ON+JV9ZytbZEke8oVIv5WXqIjtp9MGSS5QmiaLSoOcOMBPnnEloqbLQLkNJUC1M5z0St4DHt/KkXWmlmemjJTedG4MasNoFoa6xyb67h4WD0zrqXFa6yTLFi6nqmfoonrx8O9Uod0OsIcTBD/V7FGhC+ZQf+nnLi6XOqpfBM1TAHkHmsQtxWC8xRZVJcx8E+ELC0n+C8sSfH9xaGN/J1FVdNSRo3Wm5E2WP/X95QLKSH8uWPp8WapDQ18slXyyeXpXuHz55rtdBnHhkjQOf4XSKiuX5zHodbpc60PFYp77AO5M5ulX6ZjhT9OcGbGYFm4iU4fzMKNJ1kTctYW9Hh8lr6e05j5UbzpVBCNWlJOnt68Dqj8AwjYOzcQc2TnT4XTDYGOfTJk3dDS9QS/yFopxtMDhgSMvvLsQxxYWiBtZ2u2Ge+tmuhN1jlsTBgmN5wLmTvT2x/1w1A2XcUmddDFAiK1MlwnxDyWXac0WZ50Tbv8g30K+9N3+NiUlwhzNwDqPuKi559fZsrabm02x5duDyXk8= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SN7PR12MB8131.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(1800799024)(23010399003)(366016)(4143699003)(11063799006)(56012099006)(10067099003)(22082099003)(18002099003)(3023799007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?cTlhRnV0cTFNbDFSeWtDRUgxODM2MU5tV1dISDNGSDlSVGEzTU8vWjBYSUdJ?= =?utf-8?B?bVFvSU9VVGlzalFucnV6aHRjeVVtUHdEc3U0OEdVcXdYSGJxZ2xPazVXZDlo?= =?utf-8?B?dmFOWnFrU2FkRjRua0tzLzh6Y3E1MHVYVFU2bHUxdEplTTU1dHBaT0Z0OG9F?= =?utf-8?B?MEUxMFpWdjE4SmwzNWQ2bUxLNWZ3R1pPQ0ZGS2Q5N09nWUtYSnVlbXhhLzh4?= =?utf-8?B?T0w1UEtEK0REUzc0SDNrb0N0bGJWT2YxdUZhM3M2dlBpbVVHeVdGVEd4Qkg0?= =?utf-8?B?RmRwbXFMdkdaTVlkd01xM1Z3MDZhaWUyZDZmY3orckxpeWJHVkQweUFOZFdL?= =?utf-8?B?dzViUkNDZmoyekFIdENkK3ZlY0JjVnliRmgrMUU2VzN3amk0TTBpWW1FNzUw?= =?utf-8?B?R3kyUWVuNlR4ZDY2Y0tGT2p5aStaL1pyYnhHL1JQb3dpZG40U2ZuQVNZVG5E?= =?utf-8?B?VUNvY01iMU16ZnBIVldTME9DVEZTMldTVU1TTTdNakc3YkI4MzVCb3k5YXg3?= =?utf-8?B?eFkxU203Ylg5MWdGaXhJMDZEYlRqZDcyMWFlQzlvQTJJVTVnbzkrektxS0Q4?= =?utf-8?B?bFUwRDBZZm9ISXd1M1FQMXY1WWQ4ZU9ZYk5kOFZUUmhRNjA4NTRhNGRwTW1W?= =?utf-8?B?eHdGdGZ3UHR3MkRaL3kvcjM0ZFJ3YitTK1lDS1RQS09sLytzSktzVlp3MXNX?= =?utf-8?B?WXhSRGN4eVpDR1kyMWY4dGhubDZvTWZCU20xZ015NHd2ZU5jSDNyT0JEQ0lx?= =?utf-8?B?dHNVTGFETHRjd2xHWW0yeVJ2MVRCOTM3QkczNDlySmRZdTNXaU5ocEJ3MjRi?= =?utf-8?B?eC9MZ2JNa1M3RitsYlAwNjdSbzVMTlBOVWI2S0FyMTNiL2xHbnFKQkcwYXV6?= =?utf-8?B?eU9ZeURKbUx5NFd0QTZGUE5Eci9ZVU5UKzlpRUpza0twZG5IZDNzSWxXR1ox?= =?utf-8?B?WTMwN083aS96THREVEZUTVFLdmVHeWNxb1NvdEh6R2pDOXUyUERoU2gzTGlR?= =?utf-8?B?ZzNjNFVDMHZMcWtKS0VVTlBPUm5tRENIelBsa3l1Vy91OGUzVWVWYjJJSG1J?= =?utf-8?B?YmtIdWFKM0hHN3pyeEZkdnJvbm54YlR6cnhGRTNwZWVqV0RCVjFrcjR6TVpt?= =?utf-8?B?VlBGd3NGY1FaK1NnU040L3VGUm5VRWEremZlUU1TRVVRSGxqMFJ5eW1DejVI?= =?utf-8?B?c0pCOWRpUzBZT09tenFNZExkWm1lUzNCYlFOYWIwdVdtRU1qMTJjN016UGJT?= =?utf-8?B?MG1pWUJmRVNKS2JveXdJc3VvZ2lUeDdIcDF0RWNxZ3V3SzBUazRpQVk4M2lR?= =?utf-8?B?bjJkZUp4YUFYaHNVMkNSL1BaN3NLdTUwL01nenQ4MUdjdjg3Z3ZxSXNEM1Fw?= =?utf-8?B?QzhLb3Y4ekxMc1V1MFZ1NS9oNVI5bmVGUVZkeDhGMFV1bkdyeDlXLzNYTVM3?= =?utf-8?B?OVd3c2ZiRjlxWmVSZGFRTG9kU1cxOEVZd0VEUXg0ZlY3SHE2d3g3b3JBY0RL?= =?utf-8?B?NDIyTGQzQjdGSXU4dS9DWmtuZjFtMHJhL1Y2ZFN2eUpEUDZyam8vNDBSU3dW?= =?utf-8?B?NFN3ekNJclErUUt4T2tJN2lHYk53eFMyRllQM091QjBWRHBzamlTUkErWml5?= =?utf-8?B?SEZiaDJCSStLM0Ird3RteDNvQWQxVWx0Y0ZqK0lobnZjSXJiRDBHTk1RUWRr?= =?utf-8?B?eUtPS2pYcTRGMlQ3UXNwNkluK0wrRnRBNFJyTTlKV3J6bGh2TWpIN3pmdXVK?= =?utf-8?B?bSs0RC96aDg3VEpMQmg3VFE5NncwL20wVHM2Mit5RUtJUWVTYWFGNUR0RC9u?= =?utf-8?B?V0lvQ2ZRckx6ak9RK2VJOWdhR0tNQnl0c0ljZk0rSk9IRUhjWGNQaG96anV1?= =?utf-8?B?QUl2TTFYeVBCZE1ITXZFTWdkOXhIVTlvZHBQeUR4cytGSUxDQ3FRRGtIa2cz?= =?utf-8?B?S2VHRnphTHNuZE95RzlYOC82aHB4TEtjMy9NcHJPUjR2TnMxU21rbDZPNkI1?= =?utf-8?B?YjM2ekdyNytaYWZXSGE1UHpCQ1Q2c0lwd3R5bTNISFpDV3lBdXB6THl4aVhw?= =?utf-8?B?anhVMHA5Q0RZRnNUZlEyQW1GT1NYaG9DS2FvbE1KUFVVV0syclY4aFFWckpQ?= =?utf-8?B?S3diNnJUd050aGxucXdBdVRBVkRxRUNKSEZsZTU0ellLcnF3c2d6WXJYTU12?= =?utf-8?B?ZHVjSktHQk02aFExL0NuWHdDcDhHSTE4eGt0NVFEVFNoN3ZnckxBMU8zVk01?= =?utf-8?B?TTJHcWEyZzFVaGYwNldPak5uMzg4czlIcG5FUnF1Y1hIOWFZZjFGRlBaelcz?= =?utf-8?Q?nVaRsP3vea2uppdqeE?= X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0286f5f0-b146-42f1-6c98-08deef2c83dd X-MS-Exchange-CrossTenant-AuthSource: SN7PR12MB8131.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 31 Jul 2026 17:52:40.4131 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: dSswdgMDsiDFWlQB0XVZqxuxbifuKCl6sWk2cAF+CJ1beRj8P7TI+baZQuZXklPEtOWxCt3Suq27Hj14EPfIcQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY8PR12MB8065 On 7/29/26 20:48, Melody Wang wrote: > The SVSM APIC protocol supports 5 API calls. SVSM_APIC_CONFIGURE_VECTOR > (shortened to SVSM_APIC_CONFIG_VECTOR for brevity), call 4, provides for > the guest to configure an interrupt vector which the guest allows and > the hypervisor can use to signal interrupts for it. > > Implement this call, and make the default interrupt setting permissive > when detecting an SVSM. Maybe expand on this to say that you are allowing all interrupts. And its not when you detect only an SVSM, it is when you detect that and Alternate Injection is enabled. > > Signed-off-by: Melody Wang > --- > arch/x86/boot/startup/sev-startup.c | 15 +++++++++++++++ > arch/x86/boot/startup/sme.c | 3 +++ > arch/x86/include/asm/sev.h | 9 +++++++++ > 3 files changed, 27 insertions(+) > > diff --git a/arch/x86/boot/startup/sev-startup.c b/arch/x86/boot/startup/sev-startup.c > index 789e99d38d17..8dea0548e004 100644 > --- a/arch/x86/boot/startup/sev-startup.c > +++ b/arch/x86/boot/startup/sev-startup.c > @@ -191,6 +191,21 @@ static void __init svsm_setup(struct cc_blob_sev_info *cc_info) > boot_svsm_caa_pa = pa; > } > > +/* Configure the APIC IRQ vectors with Alternate Injection */ > +void __init svsm_config_vectors(void) s/svsm_config_vectors/svsm_config_alt_inj_vectors/ > +{ > + struct svsm_call call = {}; > + > + if (sev_status & MSR_AMD64_SNP_ALTERNATE_INJ) { Might as well include the check for snp_vmpl here or put this check below where this function is called so that you don't have two spread out checks. > + call.caa = rip_rel_ptr(&boot_svsm_ca_page); > + call.rax = SVSM_APIC_CALL(SVSM_APIC_CONFIG_VECTOR); > + call.rcx = SVSM_IRQ_ENABLE_ALL << 8; Why isn't the shift part of the enum so that you don't have to do it here? > + > + if (svsm_call_msr_protocol(&call)) > + sev_es_terminate(SEV_TERM_SET_GEN, GHCB_SNP_UNSUPPORTED); New SEV_TERM_SET_LINUX value? > + } > +} > + > bool __init snp_init(struct boot_params *bp) > { > struct cc_blob_sev_info *cc_info; > diff --git a/arch/x86/boot/startup/sme.c b/arch/x86/boot/startup/sme.c > index c07a2c381ed1..664e7a549b34 100644 > --- a/arch/x86/boot/startup/sme.c > +++ b/arch/x86/boot/startup/sme.c > @@ -566,6 +566,9 @@ void __init sme_enable(struct boot_params *bp) > physical_mask &= ~me_mask; > cc_vendor = CC_VENDOR_AMD; > cc_set_mask(me_mask); > + > + if (snp_vmpl) > + svsm_config_vectors(); Add a comment before the if as to why this is being done. Thanks, Tom > } > > #ifdef CONFIG_MITIGATION_PAGE_TABLE_ISOLATION > diff --git a/arch/x86/include/asm/sev.h b/arch/x86/include/asm/sev.h > index f958f78e1db8..f8a5b5cf939a 100644 > --- a/arch/x86/include/asm/sev.h > +++ b/arch/x86/include/asm/sev.h > @@ -34,6 +34,13 @@ enum es_result { > ES_RETRY, /* Retry instruction emulation */ > }; > > +enum svsm_vec_enable { > + SVSM_IRQ_DISABLE_SINGLE, > + SVSM_IRQ_ENABLE_SINGLE, > + SVSM_IRQ_DISABLE_ALL, > + SVSM_IRQ_ENABLE_ALL, > +}; > + > struct es_fault_info { > unsigned long vector; > unsigned long error_code; > @@ -518,6 +525,7 @@ void snp_set_memory_shared(unsigned long vaddr, unsigned long npages); > void snp_set_memory_private(unsigned long vaddr, unsigned long npages); > void snp_set_wakeup_secondary_cpu(void); > bool snp_init(struct boot_params *bp); > +void svsm_config_vectors(void); > void snp_dmi_setup(void); > int snp_issue_svsm_attest_req(u64 call_id, struct svsm_call *call, struct svsm_attest_call *input); > void snp_accept_memory(phys_addr_t start, phys_addr_t end); > @@ -626,6 +634,7 @@ static inline void snp_set_memory_shared(unsigned long vaddr, unsigned long npag > static inline void snp_set_memory_private(unsigned long vaddr, unsigned long npages) { } > static inline void snp_set_wakeup_secondary_cpu(void) { } > static inline bool snp_init(struct boot_params *bp) { return false; } > +static inline void svsm_config_vectors(void) { } > static inline void snp_dmi_setup(void) { } > static inline int snp_issue_svsm_attest_req(u64 call_id, struct svsm_call *call, struct svsm_attest_call *input) > {