From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S964983AbcATSJ0 (ORCPT <rfc822;w@1wt.eu>);
	Wed, 20 Jan 2016 13:09:26 -0500
Received: from unicorn.mansr.com ([81.2.72.234]:50103 "EHLO unicorn.mansr.com"
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S934556AbcATSJY convert rfc822-to-8bit (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Wed, 20 Jan 2016 13:09:24 -0500
From: =?iso-8859-1?Q?M=E5ns_Rullg=E5rd?= <mans@mansr.com>
To: Marc Gonzalez <marc_gonzalez@sigmadesigns.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>, Thomas Gleixner <tglx@linutronix.de>,
        Jason Cooper <jason@lakedaemon.net>,
        LKML <linux-kernel@vger.kernel.org>,
        Linux ARM <linux-arm-kernel@lists.infradead.org>,
        Sebastian Frias <sf84@laposte.net>
Subject: Re: [RFC PATCH v3] irqchip: Add support for Tango interrupt controller
References: <569CE0F2.1060507@sigmadesigns.com>
	<569D0B80.1010908@sigmadesigns.com>
	<569D165E.4060004@sigmadesigns.com> <569FAFF5.4090909@arm.com>
	<yw1xr3hcqlix.fsf@unicorn.mansr.com> <569FB471.8000909@arm.com>
	<yw1xmvs0qkue.fsf@unicorn.mansr.com>
	<569FB7A9.9080309@sigmadesigns.com>
	<yw1xegdcqk8n.fsf@unicorn.mansr.com>
	<569FB91D.9030704@sigmadesigns.com>
Date: Wed, 20 Jan 2016 18:09:23 +0000
In-Reply-To: <569FB91D.9030704@sigmadesigns.com> (Marc Gonzalez's message of
	"Wed, 20 Jan 2016 17:43:09 +0100")
Message-ID: <yw1x1t9cqg18.fsf@unicorn.mansr.com>
User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/24.5 (gnu/linux)
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Transfer-Encoding: 8BIT
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Marc Gonzalez <marc_gonzalez@sigmadesigns.com> writes:

> On 20/01/2016 17:38, Måns Rullgård wrote:
>
>> Marc Gonzalez <marc_gonzalez@sigmadesigns.com> writes:
>> 
>>> On 20/01/2016 17:25, Måns Rullgård wrote:
>>>
>>>> Marc Zyngier <marc.zyngier@arm.com> writes:
>>>>
>>>>> On 20/01/16 16:10, Måns Rullgård wrote:
>>>>>
>>>>>> Marc Zyngier <marc.zyngier@arm.com> writes:
>>>>>>
>>>>>>>> +	if (of_property_read_u32(node, "reg", &ctl))
>>>>>>>> +		panic("%s: failed to get reg base", node->name);
>>>>>>>> +
>>>>>>>> +	chip = kzalloc(sizeof(*chip), GFP_KERNEL);
>>>>>>>> +	chip->ctl = ctl;
>>>>>>>> +	chip->base = base;
>>>>>>
>>>>>> As I said before, this assumes the outer DT node uses a ranges
>>>>>> property.  Normally reg properties work the same whether they specify an
>>>>>> offset within an outer "ranges" or have a full address directly.  It
>>>>>> would be easy enough to make this work with either, so I don't see any
>>>>>> reason not to.
>>>>>
>>>>> Yup, that is a good point. I guess Marc can address this in the next
>>>>> round, since we need a DT binding anyway.
>>>>
>>>> I'd suggest using of_address_to_resource() on both nodes and subtracting
>>>> the start addresses returned.
>>>
>>> For my own reference, Marc Zyngier suggested:
>>> "you should use of_iomap to map the child nodes, and not mess with
>>> the parent one."
>> 
>> That's going to get very messy since the generic irqchip code needs all
>> the registers as offsets from a common base address.
>
> The two suggestions are over my head at the moment.
>
> Do you want to submit v4 and have Marc Z take a look?

Done.  If this isn't acceptable either, I'm out of ideas that don't end
up being far uglier than anything suggested so far.

-- 
Måns Rullgård