From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1750802AbbLTRyz (ORCPT ); Sun, 20 Dec 2015 12:54:55 -0500 Received: from unicorn.mansr.com ([81.2.72.234]:52249 "EHLO unicorn.mansr.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750707AbbLTRyx convert rfc822-to-8bit (ORCPT ); Sun, 20 Dec 2015 12:54:53 -0500 From: =?iso-8859-1?Q?M=E5ns_Rullg=E5rd?= To: Andy Shevchenko Cc: Julian Margetson , Andy Shevchenko , Tejun Heo , linux-ide@vger.kernel.org, "linux-kernel\@vger.kernel.org" Subject: Re: [PATCH 1/3] ata: sata_dwc_460ex: use "dmas" DT property to find dma channel References: <1450221935-6034-1-git-send-email-mans@mansr.com> <56745BA4.1090607@candw.ms> <56748D85.4060108@candw.ms> <567541EE.9010308@candw.ms> <56758F33.20804@candw.ms> <5675A84F.2070208@candw.ms> <5675BB2F.6060107@candw.ms> <5675C452.2080206@candw.ms> Date: Sun, 20 Dec 2015 17:54:50 +0000 In-Reply-To: (Andy Shevchenko's message of "Sun, 20 Dec 2015 19:41:51 +0200") Message-ID: User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/24.5 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Andy Shevchenko writes: > On Sun, Dec 20, 2015 at 7:11 PM, Måns Rullgård wrote: >> Julian Margetson writes: >> >>> On 12/19/2015 4:41 PM, Måns Rullgård wrote: >>>> Andy Shevchenko writes: >>>> >>>>> On Sat, Dec 19, 2015 at 10:16 PM, Julian Margetson wrote: >>>>>> On 12/19/2015 3:07 PM, Måns Rullgård wrote: >>>>>>> Julian Margetson writes: > >>> [ 18.606292] dma dma0chan0: dwc_tx_submit: queued 2 >>> [ 18.611091] dma dma0chan0: dwc_dostart_first_queued: started 2 >>> [ 48.748614] ata3: lost interrupt (Status 0x40) >> >> Now we're getting somewhere. The dma transfer is set up and initiated, >> but then nothing happens. Comparing the old sata_dwc driver, from >> before the switch to dmaengine, with the dw_dma driver, I noticed an >> obvious problem: the descriptors are filled in using the wrong byte >> order. > > So, it means we have IO in little endian, but DMA reads data from > memory in big endian? No, it means the IO is little endian, and the DMA reads from memory in little endian while the host CPU is big endian. >> This patch might fix that. > > In case it works I have to test it on AVR32. Unless I made a mistake, there should be no difference there. Still got to test it of course. -- Måns Rullgård