mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
* [PATCH 1/3] arm64: dts: qcom: Minor whitespace cleanup
@ 2025-12-23 15:26 Krzysztof Kozlowski
  2025-12-23 15:26 ` [PATCH 2/3] arm64: dts: qcom: Use hyphen in node names Krzysztof Kozlowski
                   ` (5 more replies)
  0 siblings, 6 replies; 13+ messages in thread
From: Krzysztof Kozlowski @ 2025-12-23 15:26 UTC (permalink / raw)
  To: Bjorn Andersson, Konrad Dybcio, Rob Herring, Krzysztof Kozlowski,
	Conor Dooley, linux-arm-msm, devicetree, linux-kernel
  Cc: Krzysztof Kozlowski

The DTS code coding style expects exactly one space around '=' and
before '{' characters.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>

---

Patches done with sed, verified with comparing unflattened DTB and
dtx_diff.
---
 arch/arm64/boot/dts/qcom/kaanapali.dtsi | 226 ++++++++++++------------
 arch/arm64/boot/dts/qcom/lemans.dtsi    |   2 +-
 2 files changed, 114 insertions(+), 114 deletions(-)

diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/qcom/kaanapali.dtsi
index 51f8b3e0749c..9ef57ad0ca71 100644
--- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi
+++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi
@@ -1100,119 +1100,119 @@ apps_smmu: iommu@15000000 {
 			compatible = "qcom,kaanapali-smmu-500", "qcom,smmu-500", "arm,mmu-500";
 			reg = <0x0 0x15000000 0x0 0x100000>;
 
-			interrupts =<GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>,
-				    <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH>;
+			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH>;
 
 			#iommu-cells = <2>;
 			#global-interrupts = <1>;
diff --git a/arch/arm64/boot/dts/qcom/lemans.dtsi b/arch/arm64/boot/dts/qcom/lemans.dtsi
index 0b154d57ba24..132fe92f179e 100644
--- a/arch/arm64/boot/dts/qcom/lemans.dtsi
+++ b/arch/arm64/boot/dts/qcom/lemans.dtsi
@@ -4928,7 +4928,7 @@ mdss0_dsi0_in: endpoint {
 					port@1 {
 						reg = <1>;
 
-						mdss0_dsi0_out: endpoint{ };
+						mdss0_dsi0_out: endpoint { };
 					};
 				};
 
-- 
2.51.0


^ permalink raw reply	[flat|nested] 13+ messages in thread

end of thread, other threads:[~2026-01-03 17:51 UTC | newest]

Thread overview: 13+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2025-12-23 15:26 [PATCH 1/3] arm64: dts: qcom: Minor whitespace cleanup Krzysztof Kozlowski
2025-12-23 15:26 ` [PATCH 2/3] arm64: dts: qcom: Use hyphen in node names Krzysztof Kozlowski
2025-12-23 17:21   ` Konrad Dybcio
2025-12-23 19:12   ` Dmitry Baryshkov
2025-12-24  9:40   ` Abel Vesa
2025-12-23 15:26 ` [PATCH 3/3] arm64: dts: qcom: Use lowercase hex Krzysztof Kozlowski
2025-12-23 17:22   ` Konrad Dybcio
2025-12-23 19:12   ` Dmitry Baryshkov
2025-12-24  9:39   ` Abel Vesa
2025-12-23 17:21 ` [PATCH 1/3] arm64: dts: qcom: Minor whitespace cleanup Konrad Dybcio
2025-12-23 19:12 ` Dmitry Baryshkov
2025-12-24  9:39 ` Abel Vesa
2026-01-03 17:51 ` (subset) " Bjorn Andersson

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®