mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Catalin Marinas <catalin.marinas@arm.com>
To: Arnd Bergmann <arnd@arndb.de>
Cc: linux-arm-kernel@lists.infradead.org,
	Nicolas Pitre <nico@fluxnic.net>,
	David Brown <davidb@codeaurora.org>,
	Russell King - ARM Linux <linux@arm.linux.org.uk>,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v6 00/18] ARM: Add support for the Large Physical Address Extensions
Date: Wed, 25 May 2011 12:22:15 +0100	[thread overview]
Message-ID: <1306322535.31249.14.camel@e102109-lin.cambridge.arm.com> (raw)
In-Reply-To: <201105251310.39609.arnd@arndb.de>

On Wed, 2011-05-25 at 12:10 +0100, Arnd Bergmann wrote:
> On Wednesday 25 May 2011, Nicolas Pitre wrote:
> > > Do you expect non LPAE targets to be able to boot with these changes
> > > applied (and LPAE enabled)?  I am able to build this tree for the
> > > MSM8660 (with a minor patch below), but it fails to boot with LPAE
> > > enabled.  It seems to work fine with LPAE not enabled.
> >
> > I wouldn't expect a LPAE kernel to boot on non LPAE capable hardware.
> >
> > And I don't think we'll ever try to support both LPAE and non-LPAE modes
> > in the same kernel binary either since this has implications all over
> > the place in core kernel mm code.
> 
> Just for information and to complete the picture, what other of these
> combinations are possible?
> 
> * Non-LPAE kernel on LPAE-capable hardware

Works fine. The LPAE-capable processors like A15 support the classic
page table format as well, it's only a configuration bit to switch to
LPAE.

> * LPAE kernel as KVM guest of LPAE kernel

Should work when KVM for A15 becomes available

> * non-LPAE kernel as KVM guest of LPAE kernel

Same as above. KVM shouldn't care much about the underlying OS, it just
sets up the IPA (Intermediate Physical Address) translations and you can
have classic page tables on top.

> * LPAE kernel as KVM guest of non-LPAE kernel

No. KMV without LPAE uses a shadow page tables mechanism and I'm not
aware of any plans to make it (guest) LPAE-aware.

> * non-LPAE kernel as KVM guest of non-LPAE kernel on LPAE-enabled
> hardware

Would work as the current KVM implementation for ARMv7 with classic page
tables (but I don't know what the status it).

-- 
Catalin



  reply	other threads:[~2011-05-25 11:22 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2011-05-24 21:39 Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 01/18] ARM: LPAE: Use long long printk format for displaying the pud Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 02/18] ARM: LPAE: add ISBs around MMU enabling code Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 03/18] ARM: LPAE: Use unsigned long for __phys_to_virt and __virt_to_phys Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 04/18] ARM: LPAE: Use PMD_(SHIFT|SIZE|MASK) instead of PGDIR_* Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 05/18] ARM: LPAE: Factor out 2-level page table definitions into separate files Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 06/18] ARM: LPAE: Add (pte|pmd|pgd|pgprot)val_t type definitions as u32 Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 07/18] ARM: LPAE: Use a mask for physical addresses in page table entries Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 08/18] ARM: LPAE: Introduce the 3-level page table format definitions Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 09/18] ARM: LPAE: Page table maintenance for the 3-level format Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 10/18] ARM: LPAE: MMU setup for the 3-level page table format Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 11/18] ARM: LPAE: Invalidate the TLB before freeing the PMD Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 12/18] ARM: LPAE: Add fault handling support Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 13/18] ARM: LPAE: Add context switching support Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 14/18] ARM: LPAE: Add identity mapping support for the 3-level page table format Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 15/18] ARM: LPAE: Use generic dma_addr_t type definition Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 16/18] ARM: LPAE: mark memory banks with start > ULONG_MAX as highmem Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 17/18] ARM: LPAE: add support for ATAG_MEM64 Catalin Marinas
2011-05-24 21:39 ` [PATCH v6 18/18] ARM: LPAE: Add the Kconfig entries Catalin Marinas
2011-05-24 23:56 ` [PATCH v6 00/18] ARM: Add support for the Large Physical Address Extensions David Brown
2011-05-25  0:44   ` Nicolas Pitre
2011-05-25 11:10     ` Arnd Bergmann
2011-05-25 11:22       ` Catalin Marinas [this message]
2011-05-25 12:43         ` Catalin Marinas
2011-05-25  8:33   ` Catalin Marinas
2011-07-01 16:24 ` Catalin Marinas
2011-07-02 12:19   ` Russell King - ARM Linux
2011-07-04 17:23     ` Catalin Marinas
2011-07-08 19:21       ` Russell King - ARM Linux

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1306322535.31249.14.camel@e102109-lin.cambridge.arm.com \
    --to=catalin.marinas@arm.com \
    --cc=arnd@arndb.de \
    --cc=davidb@codeaurora.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux@arm.linux.org.uk \
    --cc=nico@fluxnic.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®