From: Suzuki K Poulose <suzuki.poulose@arm.com>
To: will.deacon@arm.com, catalin.marinas@arm.com
Cc: linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, marc.zyngier@arm.com,
mark.rutland@arm.com, ard.biesheuvel@linaro.org,
Suzuki K Poulose <suzuki.poulose@arm.com>
Subject: [PATCH v2 0/9] arm64: Work around for mismatched cache line size
Date: Fri, 26 Aug 2016 10:23:09 +0100 [thread overview]
Message-ID: <1472203398-8751-1-git-send-email-suzuki.poulose@arm.com> (raw)
This series adds a work around for systems with mismatched {I,D}-cache
line sizes. When a thread of execution gets migrated to a different CPU,
the cache line size it had cached could be larger than that of the new
CPU. This could cause data corruption issues. We work around this by
- Dynamically patching the kernel to use the smallest line size on the
system (from the CPU feature infrastructure)
- Trapping the userspace access to CTR_EL0 (by clearing SCTLR_EL1.UCT) and
emulating it with the system wide safe value of CTR.
The series also adds support for alternative code patching of adrp
instructions by adjusting the PC-relative address offset to reflect
the new PC.
The series has been tested on Juno with a hack to forced enabling
of the capability.
Applies on v4.8-rc3. The tree is avaiable at :
git://linux-arm.org/linux-skp.git ctr-v2
Changes since V1:
- Replace adr_adrp insn helper with seperate helpers for adr and adrp.
- Add/use align_down() macro for adjusting the page address for adrp offsets.
- Add comments for existing ISS field defintions.
- Added a patch to disallow silent patching of unhandled pc relative
instructions in alternative code patching.
Suzuki K Poulose (9):
arm64: Set the safe value for L1 icache policy
arm64: Use consistent naming for errata handling
arm64: Rearrange CPU errata workaround checks
arm64: alternative: Disallow patching instructions using literals
arm64: insn: Add helpers for adrp offsets
arm64: alternative: Add support for patching adrp instructions
arm64: Introduce raw_{d,i}cache_line_size
arm64: Refactor sysinstr exception handling
arm64: Work around systems with mismatched cache line sizes
arch/arm64/include/asm/assembler.h | 45 +++++++++++++++++--
arch/arm64/include/asm/cpufeature.h | 14 +++---
arch/arm64/include/asm/esr.h | 84 +++++++++++++++++++++++++++++++----
arch/arm64/include/asm/insn.h | 11 ++++-
arch/arm64/include/asm/sysreg.h | 1 +
arch/arm64/kernel/alternative.c | 21 +++++++++
arch/arm64/kernel/asm-offsets.c | 2 +
arch/arm64/kernel/cpu_errata.c | 26 ++++++++++-
arch/arm64/kernel/cpufeature.c | 44 ++++++++++++++-----
arch/arm64/kernel/cpuinfo.c | 2 -
arch/arm64/kernel/hibernate-asm.S | 2 +-
arch/arm64/kernel/insn.c | 13 ++++++
arch/arm64/kernel/relocate_kernel.S | 2 +-
arch/arm64/kernel/smp.c | 8 +++-
arch/arm64/kernel/traps.c | 87 ++++++++++++++++++++++++++-----------
15 files changed, 297 insertions(+), 65 deletions(-)
--
2.7.4
next reply other threads:[~2016-08-26 9:30 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-08-26 9:23 Suzuki K Poulose [this message]
2016-08-26 9:23 ` [PATCH v2 1/9] arm64: Set the safe value for L1 icache policy Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 2/9] arm64: Use consistent naming for errata handling Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 3/9] arm64: Rearrange CPU errata workaround checks Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 4/9] arm64: alternative: Disallow patching instructions using literals Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 5/9] arm64: insn: Add helpers for adrp offsets Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 6/9] arm64: alternative: Add support for patching adrp instructions Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 7/9] arm64: Introduce raw_{d,i}cache_line_size Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 8/9] arm64: Refactor sysinstr exception handling Suzuki K Poulose
2016-08-26 9:23 ` [PATCH v2 9/9] arm64: Work around systems with mismatched cache line sizes Suzuki K Poulose
2016-08-26 11:03 ` Ard Biesheuvel
2016-08-26 13:04 ` Suzuki K Poulose
2016-08-26 13:08 ` Suzuki K Poulose
2016-08-26 16:16 ` Will Deacon
2016-08-26 16:58 ` Ard Biesheuvel
2016-08-26 17:00 ` Catalin Marinas
2016-09-02 10:03 ` Suzuki K Poulose
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1472203398-8751-1-git-send-email-suzuki.poulose@arm.com \
--to=suzuki.poulose@arm.com \
--cc=ard.biesheuvel@linaro.org \
--cc=catalin.marinas@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marc.zyngier@arm.com \
--cc=mark.rutland@arm.com \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®