[PATCH] mfd: rz-mtu3: fix MTU5 NFCR register offset

[PATCH] mfd: rz-mtu3: fix MTU5 NFCR register offset

[Cosmin Tanislav]

The NFCR register for MTU5 is at 0x1a95 offset according to Datasheet
Page 725, Table 16.4. The address of all registers is offset by 0x1200,
making the proper address of MTU5 NFCR register be 0x895.

Cc: stable@vger.kernel.org
Fixes: 654c293e1687 ("mfd: Add Renesas RZ/G2L MTU3a core driver")
Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
---
 drivers/mfd/rz-mtu3.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/mfd/rz-mtu3.c b/drivers/mfd/rz-mtu3.c
index f3dac4a29a83..9cdfef610398 100644
--- a/drivers/mfd/rz-mtu3.c
+++ b/drivers/mfd/rz-mtu3.c
@@ -32,7 +32,7 @@ static const unsigned long rz_mtu3_8bit_ch_reg_offs[][13] = {
 	[RZ_MTU3_CHAN_2] = MTU_8BIT_CH_1_2(0x204, 0x092, 0x205, 0x200, 0x20c, 0x201, 0x202),
 	[RZ_MTU3_CHAN_3] = MTU_8BIT_CH_3_4_6_7(0x008, 0x093, 0x02c, 0x000, 0x04c, 0x002, 0x004, 0x005, 0x038),
 	[RZ_MTU3_CHAN_4] = MTU_8BIT_CH_3_4_6_7(0x009, 0x094, 0x02d, 0x001, 0x04d, 0x003, 0x006, 0x007, 0x039),
-	[RZ_MTU3_CHAN_5] = MTU_8BIT_CH_5(0xab2, 0x1eb, 0xab4, 0xab6, 0xa84, 0xa85, 0xa86, 0xa94, 0xa95, 0xa96, 0xaa4, 0xaa5, 0xaa6),
+	[RZ_MTU3_CHAN_5] = MTU_8BIT_CH_5(0xab2, 0x895, 0xab4, 0xab6, 0xa84, 0xa85, 0xa86, 0xa94, 0xa95, 0xa96, 0xaa4, 0xaa5, 0xaa6),
 	[RZ_MTU3_CHAN_6] = MTU_8BIT_CH_3_4_6_7(0x808, 0x893, 0x82c, 0x800, 0x84c, 0x802, 0x804, 0x805, 0x838),
 	[RZ_MTU3_CHAN_7] = MTU_8BIT_CH_3_4_6_7(0x809, 0x894, 0x82d, 0x801, 0x84d, 0x803, 0x806, 0x807, 0x839),
 	[RZ_MTU3_CHAN_8] = MTU_8BIT_CH_8(0x404, 0x098, 0x400, 0x406, 0x401, 0x402, 0x403)
-- 
2.51.0

RE: [PATCH] mfd: rz-mtu3: fix MTU5 NFCR register offset

[Biju Das]

Hi Cosmin,

Thanks for the patch.

> -----Original Message-----
> From: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
> Sent: 10 September 2025 18:59
> Subject: [PATCH] mfd: rz-mtu3: fix MTU5 NFCR register offset
> 
> The NFCR register for MTU5 is at 0x1a95 offset according to Datasheet Page 725, Table 16.4. The address
> of all registers is offset by 0x1200, making the proper address of MTU5 NFCR register be 0x895.
> 
> Cc: stable@vger.kernel.org
> Fixes: 654c293e1687 ("mfd: Add Renesas RZ/G2L MTU3a core driver")
> Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>

Reviewed-by: Biju Das <biju.das.jz@bp.renesas.com>

Cheers,
Biju

Re: (subset) [PATCH] mfd: rz-mtu3: fix MTU5 NFCR register offset

[Lee Jones]

On Wed, 10 Sep 2025 20:59:06 +0300, Cosmin Tanislav wrote:
> The NFCR register for MTU5 is at 0x1a95 offset according to Datasheet
> Page 725, Table 16.4. The address of all registers is offset by 0x1200,
> making the proper address of MTU5 NFCR register be 0x895.
> 
> 

Applied, thanks!

[1/1] mfd: rz-mtu3: fix MTU5 NFCR register offset
      commit: 12981d7b8ab4b3c5b8667581f73d8c4aa06499dc

--
Lee Jones [李琼斯]