From: Larisa Ileana Grigore <larisa.grigore@oss.nxp.com>
To: Krzysztof Kozlowski <krzk@kernel.org>
Cc: NXP S32 Linux Team <s32@nxp.com>,
Alim Akhtar <alim.akhtar@samsung.com>,
Bart Van Assche <bvanassche@acm.org>,
Bean Huo <beanhuo@micron.com>,
Stanley Jhu <stanleyjhu@google.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
"James E.J. Bottomley" <James.Bottomley@hansenpartnership.com>,
"Martin K. Petersen" <mkp@kernel.org>,
Sai Krishna Potthuri <sai.krishna.potthuri@amd.com>,
Ajay Neeli <ajay.neeli@amd.com>,
Manivannan Sadhasivam <mani@kernel.org>,
Pedro Sousa <pedrom.sousa@synopsys.com>,
Adrian Hunter <adrian.hunter@intel.com>,
Can Guo <quic_cang@quicinc.com>,
Asutosh Das <quic_asutoshd@quicinc.com>,
imx@lists.linux.dev, linux-scsi@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-msm@vger.kernel.org, clizzi@redhat.com,
aruizrui@redhat.com, eballetb@redhat.com, echanude@redhat.com,
Frank Li <Frank.Li@nxp.com>
Subject: Re: [PATCH v10 08/11] dt-bindings: ufs: Add NXP S32N79 UFS host controller
Date: Wed, 4 Nov 2026 11:41:06 +0200 [thread overview]
Message-ID: <17b24b80-c3bb-40a1-ad12-06242ca09c22@oss.nxp.com> (raw)
In-Reply-To: <4e82a4bf-e2db-4a3b-bebd-9f9c473817a3@kernel.org>
On 11/4/2026 10:40 AM, Krzysztof Kozlowski wrote:
> On 04/11/2026 09:38, Krzysztof Kozlowski wrote:
>> On Tue, Nov 03, 2026 at 02:32:12PM +0100, Larisa Grigore wrote:
>>> Document the UFS host controller on the NXP S32N79 SoC.
>>>
>>> The S32N79 M-PHY has two data lanes per direction and the driver programs
>>> both of them, so restrict lanes-per-direction to 2.
>>>
>>> The UFS core manages only the clocks added by the platform glue. Since
>>> freq-table-hz is deprecated, the binding requires operating-points-v2 and
>>> clock-names. As S32N79 does not scale the UFS clock, the OPP table contains
>>> a single 0 Hz entry, which keeps the provider-configured rate while
>>> allowing the clock to be enabled and gated.
>>>
>>> Reviewed-by: Frank Li <Frank.Li@nxp.com>
>>> Signed-off-by: Larisa Grigore <larisa.grigore@oss.nxp.com>
>>
>> No lore links in the changelog and b4 diff:
>>
>> b4 diff '20261103133215.1385823-1-larisa.grigore@oss.nxp.com'
>> Looking up 20261103133215.1385823-1-larisa.grigore@oss.nxp.com
>> Checking for older revisions
>> Grabbing search results from lore.kernel.org
>> ---
>> Analyzing 91 messages in the thread
>> Could not find lower series to compare against.
>>
>> Is NXP going to switch to b4 or not? How many times this can be raised?
>>
>> Sure, you do not have to switch, but then why is `b4 diff` not working
>> on your patchset?
>>
>> Dropping from DT patchwork.
>
> Ah, found now v8 and previous feedback was not responded to, nor addressed.
>
> Best regards,
> Krzysztof
Hi Krzysztof,
Sorry for the confusion, and for not replying earlier.
The series sent on 24 Oct as "v1" was meant to be v9. It went out with
the wrong version number, which is also why b4 diff could not find the
previous revision. The revisions are:
v8:
https://lore.kernel.org/all/20261013103003.373156-1-larisa.grigore@oss.nxp.com/
v9:
https://lore.kernel.org/all/20261024122533.3609180-1-larisa.grigore@oss.nxp.com/
v10:
https://lore.kernel.org/all/20261103133215.1385823-1-larisa.grigore@oss.nxp.com
Regarding your comments on v9:
Frank's Reviewed-by was given publicly on v8 [1]. The series only looked
like a v1 because of the wrong version number.
The tag ordering was changed in v10 since the patch was changed.
The single 0 Hz OPP entry: as discussed on v8 [2][3], the clock rate is
set outside Linux and is not scaled. The OPP table lets the UFS core
enable and gate the clock. As you suggested, v10 explains this in the
commit message. Let me know if you would like more details there.
For the next revision, I will add lore links to all previous versions in
the changelog and switch to b4, so that b4 diff works.
[1] https://lore.kernel.org/all/as4_lVm9tvTeOkBp@SMW015318/
[2]
https://lore.kernel.org/all/fa3a025b-0d82-42df-a4cc-e144d6a97b20@oss.nxp.com/
[3]
https://lore.kernel.org/all/20261015-observant-nickel-monkey-2a38b7@quoll/
Best regards, Larisa
next prev parent reply other threads:[~2026-11-04 9:41 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-03 13:32 [PATCH v10 00/11] Add S32N79RDB UFS support Larisa Grigore
2026-11-03 13:32 ` [PATCH v10 01/11] ufs: core: Return a negative errno from WLUN suspend/resume Larisa Grigore
2026-11-03 17:53 ` Bart Van Assche
2026-11-03 13:32 ` [PATCH v10 02/11] ufs: dwc: Return a negative error if the link is down Larisa Grigore
2026-11-03 13:32 ` [PATCH v10 03/11] ufs: unipro: Move Tx/Rx FSM state definitions to unipro.h Larisa Grigore
2026-11-03 17:54 ` Bart Van Assche
2026-11-03 13:32 ` [PATCH v10 04/11] ufs: unipro: Add TX/RX FSM state attributes Larisa Grigore
2026-11-03 17:54 ` Bart Van Assche
2026-11-03 13:32 ` [PATCH v10 05/11] ufs: core: Add common Hibern8 TX FSM polling helper Larisa Grigore
2026-11-03 13:32 ` [PATCH v10 06/11] ufs: dwc: Move Versal2 M-PHY CREG access helpers into ufshcd-dwc Larisa Grigore
2026-11-03 13:32 ` [PATCH v10 07/11] ufs: dwc: Export common clock divider and link status helpers Larisa Grigore
2026-11-03 13:32 ` [PATCH v10 08/11] dt-bindings: ufs: Add NXP S32N79 UFS host controller Larisa Grigore
2026-11-04 8:38 ` Krzysztof Kozlowski
2026-11-04 8:40 ` Krzysztof Kozlowski
2026-11-04 9:41 ` Larisa Ileana Grigore [this message]
2026-11-03 13:32 ` [PATCH v10 09/11] ufs: dwc: Sort CBCRCTRL and CBREFCLKCTRL2 by offset Larisa Grigore
2026-11-03 13:32 ` [PATCH v10 10/11] ufs: s32n7: Add NXP S32N79 UFS host controller driver Larisa Grigore
2026-11-03 17:57 ` Bart Van Assche
2026-11-03 13:32 ` [PATCH v10 11/11] MAINTAINERS: Add NXP S32N7 UFS host controller entry Larisa Grigore
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=17b24b80-c3bb-40a1-ad12-06242ca09c22@oss.nxp.com \
--to=larisa.grigore@oss.nxp.com \
--cc=Frank.Li@nxp.com \
--cc=James.Bottomley@hansenpartnership.com \
--cc=adrian.hunter@intel.com \
--cc=ajay.neeli@amd.com \
--cc=alim.akhtar@samsung.com \
--cc=aruizrui@redhat.com \
--cc=beanhuo@micron.com \
--cc=bvanassche@acm.org \
--cc=clizzi@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=eballetb@redhat.com \
--cc=echanude@redhat.com \
--cc=imx@lists.linux.dev \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-scsi@vger.kernel.org \
--cc=mani@kernel.org \
--cc=mkp@kernel.org \
--cc=pedrom.sousa@synopsys.com \
--cc=quic_asutoshd@quicinc.com \
--cc=quic_cang@quicinc.com \
--cc=robh@kernel.org \
--cc=s32@nxp.com \
--cc=sai.krishna.potthuri@amd.com \
--cc=stanleyjhu@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®