From: Suzuki K Poulose <suzuki.poulose@arm.com>
To: saiprakash.ranjan@codeaurora.org, robh+dt@kernel.org,
mathieu.poirier@linaro.org, leo.yan@linaro.org,
alexander.shishkin@linux.intel.com, andy.gross@linaro.org,
david.brown@linaro.org, vivek.gautam@codeaurora.org,
dianders@chromium.org, sboyd@kernel.org,
bjorn.andersson@linaro.org, devicetree@vger.kernel.org,
mark.rutland@arm.com
Cc: rnayak@codeaurora.org, sibis@codeaurora.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
John.Horley@arm.com
Subject: Re: [PATCHv4 1/4] arm64: dts: qcom: sdm845: Add Coresight support
Date: Thu, 24 Jan 2019 11:19:49 +0000 [thread overview]
Message-ID: <18b70426-60fe-4871-6388-6e09fd5feb37@arm.com> (raw)
In-Reply-To: <5b54c6e0-7d22-ecee-486f-31333f49f84a@codeaurora.org>
Hi Sai,
On 23/01/2019 12:11, Sai Prakash Ranjan wrote:
> Hi Suzuki,
>
> On 1/23/2019 1:42 AM, Suzuki K Poulose wrote:
>> Hi Sai,
>>
>> On 01/22/2019 04:48 PM, Sai Prakash Ranjan wrote:
>>> Hi Suzuki,
>>>
> [..]
>>>
>>> SDM845 has 4 Kryo 385 Gold (ARM A75) + 4 Kryo 385 Silver (ARM A55),
>>> so the PID values should be same for 4 ETMs atleast. But here one
>>> pid value(001bb803) is same for 6 ETMs and other one for 2
>>> ETMs(001bb802) which seems odd and hence the doubt if these pids
>>> are even valid ones.
>>
>> Have you checked other SoCs with A55 for the ETM PID ? The drivers
>> usually only care about PID0[7-0], PID1[7-0], PID2[3-0] and ignores
>> the other fields that may change over revisions of the core. So, in your
>> case the ETM ID could be treated as 0xbb802 and 0xbb803.
>>
>
> Very sorry to have mislead you here. I checked again today on SDM845 and
> as you said 4 ETMs based on A75 has 0xbb803 and other 4 ETMs based on
> A55 has 0Xbb803. I wrongly mentioned it as 6 and 2.
>
> [ 6.688809] resname=etm@7040000 pid = 0x1bb803
> [ 6.694957]
> [ 6.694957] resname=etm@7140000 pid = 0x1bb803
> [ 6.701135]
> [ 6.701135] resname=etm@7240000 pid = 0x1bb803
> [ 6.707256]
> [ 6.707256] resname=etm@7340000 pid = 0x1bb803
> [ 6.713454]
> [ 6.713454] resname=etm@7440000 pid = 0x1bb802
> [ 6.719621]
> [ 6.719621] resname=etm@7540000 pid = 0x1bb802
> [ 6.725814]
> [ 6.725814] resname=etm@7640000 pid = 0x1bb802
> [ 6.731971]
> [ 6.731971] resname=etm@7740000 pid = 0x1bb802
>
> So is it ok to add these to table as below in etm4x driver with the
> following comment since these do not exactly match A75 and A55 PIDs
> which you provided? Or any other way you prefer?
>
> @@ -1079,6 +1079,10 @@ static const struct amba_id etm4_ids[] = {
> ETM4x_AMBA_ID(0x000bb95a), /* Cortex-A72 */
> ETM4x_AMBA_ID(0x000bb959), /* Cortex-A73 */
> ETM4x_AMBA_ID(0x000bb9da), /* Cortex-A35 */
> + ETM4x_AMBA_ID(0x000f0211), /* Qualcomm Kryo */
> + ETM4x_AMBA_ID(0x000f0205), /* Qualcomm Kryo */
> + ETM4x_AMBA_ID(0x000bb803), /* Qualcomm Kryo 385
> Cortex-A75 */
> + ETM4x_AMBA_ID(0x000bb802), /* Qualcomm Kryo 385
> Cortex-A55 */
> {},
That looks fine with me. But as Mathieu said, this needs to be a separate
patch. But before all that please could you provide me the PIDR4 value for
the Kryo A75 and A55 please ?
Kind regards
Suzuki
next prev parent reply other threads:[~2019-01-24 11:19 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-22 13:37 [PATCHv4 0/4] Add coresight support for SDM845 and MSM8996 Sai Prakash Ranjan
2019-01-22 13:37 ` [PATCHv4 1/4] arm64: dts: qcom: sdm845: Add Coresight support Sai Prakash Ranjan
2019-01-22 14:00 ` Suzuki K Poulose
2019-01-22 15:02 ` Sai Prakash Ranjan
2019-01-22 16:08 ` Suzuki K Poulose
2019-01-22 16:48 ` Sai Prakash Ranjan
2019-01-22 20:12 ` Suzuki K Poulose
2019-01-23 12:11 ` Sai Prakash Ranjan
2019-01-23 19:14 ` Mathieu Poirier
2019-01-23 20:17 ` Sai Prakash Ranjan
2019-01-24 16:07 ` Marc Gonzalez
2019-01-24 18:24 ` Sai Prakash Ranjan
2019-01-24 16:07 ` Mathieu Poirier
2019-01-24 18:31 ` Sai Prakash Ranjan
2019-01-24 11:19 ` Suzuki K Poulose [this message]
2019-01-24 18:21 ` Sai Prakash Ranjan
2019-01-28 17:15 ` Mathieu Poirier
2019-01-28 19:17 ` Sai Prakash Ranjan
2019-01-22 13:37 ` [PATCHv4 2/4] arm64: dts: qcom: msm8996: " Sai Prakash Ranjan
2019-01-22 13:37 ` [PATCHv4 3/4] coresight: etm4x: Add support to enable ETMv4.2 Sai Prakash Ranjan
2019-01-22 13:37 ` [PATCHv4 4/4] arm64: dts: qcom: sdm845: Remove the duplicate header inclusion Sai Prakash Ranjan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=18b70426-60fe-4871-6388-6e09fd5feb37@arm.com \
--to=suzuki.poulose@arm.com \
--cc=John.Horley@arm.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=andy.gross@linaro.org \
--cc=bjorn.andersson@linaro.org \
--cc=david.brown@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=leo.yan@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mathieu.poirier@linaro.org \
--cc=rnayak@codeaurora.org \
--cc=robh+dt@kernel.org \
--cc=saiprakash.ranjan@codeaurora.org \
--cc=sboyd@kernel.org \
--cc=sibis@codeaurora.org \
--cc=vivek.gautam@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®