* [PATCH][PPC32] Disable broken L2 cache on all 440GX revs
@ 2004-10-26 20:58 Matt Porter
0 siblings, 0 replies; only message in thread
From: Matt Porter @ 2004-10-26 20:58 UTC (permalink / raw)
To: akpm; +Cc: ebs, linuxppc-embedded, linux-kernel
Always disable L2 cache on PPC440GX. All revs/speeds of silicon
have parity error problems despite errata claims to the contrary.
Signed-off-by: Matt Porter <mporter@kernel.crashing.org>
===== arch/ppc/platforms/4xx/ocotea.c 1.8 vs edited =====
--- 1.8/arch/ppc/platforms/4xx/ocotea.c 2004-10-18 22:26:41 -07:00
+++ edited/arch/ppc/platforms/4xx/ocotea.c 2004-10-26 13:40:44 -07:00
@@ -350,8 +350,12 @@
ibm440gx_get_clocks(&clocks, 33333333, 6 * 1843200);
ocp_sys_info.opb_bus_freq = clocks.opb;
- /* Disable L2-Cache on broken hardware, enable it otherwise */
- ibm440gx_l2c_setup(&clocks);
+ /*
+ * Always disable L2 cache. All revs/speeds of silicon
+ * have parity error problems despite errata claims to
+ * the contrary.
+ */
+ ibm440gx_l2c_disable();
ibm44x_platform_init();
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2004-10-26 20:59 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2004-10-26 20:58 [PATCH][PPC32] Disable broken L2 cache on all 440GX revs Matt Porter
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®