From: "Björn Steinbrink" <B.Steinbrink@gmx.de>
To: Stephane Eranian <eranian@hpl.hp.com>
Cc: oprofile-list@lists.sourceforge.net, wcohen@redhat.com,
ak@suse.de, perfmon@napali.hpl.hp.com,
linux-kernel@vger.kernel.org, levon@movementarian.org
Subject: Re: OProfile issues
Date: Tue, 12 Jun 2007 21:07:30 +0200 [thread overview]
Message-ID: <20070612190730.GA6978@atjola.homenet> (raw)
In-Reply-To: <20070612150246.GJ32163@frankl.hpl.hp.com>
On 2007.06.12 08:02:46 -0700, Stephane Eranian wrote:
> Hello,
>
> I am working on perfmon2 to allow Oprofile and perfmon2 to co-exist
> as suggested by Andi Kleen. I looked at the Oprofile init/shutdown
> code and I am puzzled by several things which you might be able to
> explain for me. I am looking at 2.6.22-rc3.
>
> Here are the issues:
>
> * model->fill_in_addresses is called once for all CPUs
> on X86, it does more than just filling in the addresses,
> it also coordinates with the NMI watchdog by reserving
> registers via the reserve_*nmi() interface.
>
> The problem is that the release of the registers is done
> in model->shutdown() which happens to be executed on every
> CPU. So you end up releasing the registers too many times.
> This is *not* harmless once you start sharing the PMU with
> other subsystems given the way the allocator is designed.
Hm, currently it should be ok to move the call to model->shutdown() into
nmi_shutdown(), but you might want to instead set addr to 0 when the
register is released to still allow for per cpu actions in shutdown().
> * allocate_msrs() allocates two tables per CPU. One for the
> counters, the other for the eventsel registers. But then
> nmi_setup() copies the cpu_msrs[0] into cpu_msrs[] of all
> other cpus. This operation overrides the cpu_msrs[].counters
> and cpu_msrs[].controls pointers for all CPUs but CPU0.
> But free_msrs() will free the same tables multiple times. This
> causes a kernel dump when you enable certain kernel debugging
> features. The fix is to copy the content of the counters and
> controls array, not the pointers.
This was fixed in commit 0939c17c7bcf1.
> * the fill_in_addresses() callback for X86 invokes the NMI watchdog
> reserve_*_nmi() register allocation routines. This is done regardless
> of whether the NMI watchdog is active. When the NMI watchdog is not
> active, the allocator will satisfy the allocation for the first MSR
> of each type (counter or control), but then it will reject any
> request for the others. You end up working with a single
> counter/control register.
Hm, ouch. I'll try to move the reservation parts into a separate system.
Björn
next prev parent reply other threads:[~2007-06-12 19:07 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2007-06-12 15:02 Stephane Eranian
2007-06-12 18:37 ` Chris Wright
2007-06-12 18:38 ` Chuck Ebbert
2007-06-12 19:07 ` Björn Steinbrink [this message]
2007-06-13 1:41 ` [PATCH] Separate performance counter reservation from nmi watchdog Björn Steinbrink
2007-06-13 16:46 ` Björn Steinbrink
2007-06-18 9:52 ` Stephane Eranian
2007-06-18 10:32 ` Björn Steinbrink
[not found] ` <11823357571842-git-send-email->
2007-06-20 10:35 ` [PATCH 1/2] Separate the performance counter allocation from the LAPIC NMI watchdog Björn Steinbrink
2007-06-20 10:35 ` [PATCH 2/2] Finish separation of the performance counter allocator from the " Björn Steinbrink
2007-06-20 12:31 ` [PATCH 1/2] Separate the performance counter allocation from the LAPIC " Andi Kleen
2007-06-20 12:49 ` [perfmon] " Stephane Eranian
2007-06-20 13:01 ` Andi Kleen
2007-06-20 18:33 ` Björn Steinbrink
2007-06-20 18:34 ` [PATCH 1/2] Always probe the " Björn Steinbrink
2007-06-25 19:09 ` Andrew Morton
2007-06-25 19:36 ` Andi Kleen
2007-06-25 20:01 ` Stephane Eranian
2007-06-25 20:36 ` Andi Kleen
2007-06-25 21:04 ` Björn Steinbrink
2007-06-25 21:06 ` Björn Steinbrink
2007-06-20 18:35 ` [PATCH 2/2] Reserve the right performance counter for the Intel PerfMon " Björn Steinbrink
2007-06-20 21:59 ` [perfmon] Re: [PATCH 1/2] Separate the performance counter allocation from the LAPIC " Stephane Eranian
2007-06-21 8:36 ` Stephane Eranian
2007-06-22 7:13 ` Björn Steinbrink
2007-06-22 10:02 ` Stephane Eranian
2007-06-20 13:18 ` Björn Steinbrink
2007-06-20 10:49 ` [PATCH 0/2] Performance counter allocator separation Björn Steinbrink
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20070612190730.GA6978@atjola.homenet \
--to=b.steinbrink@gmx.de \
--cc=ak@suse.de \
--cc=eranian@hpl.hp.com \
--cc=levon@movementarian.org \
--cc=linux-kernel@vger.kernel.org \
--cc=oprofile-list@lists.sourceforge.net \
--cc=perfmon@napali.hpl.hp.com \
--cc=wcohen@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®