mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Peter De Schrijver <pdeschrijver@nvidia.com>
To: Rhyland Klein <rklein@nvidia.com>
Cc: Mike Turquette <mturquette@linaro.org>,
	Stephen Warren <swarren@wwwdotorg.org>,
	Stephen Boyd <sboyd@codeaurora.org>,
	Thierry Reding <thierry.reding@gmail.com>,
	Alexandre Courbot <gnurou@gmail.com>, <linux-clk@vger.kernel.org>,
	<linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
	Bill Huang <bilhuang@nvidia.com>
Subject: Re: [PATCH v2 16/19] clk: tegra: pll: Add Set_default logic
Date: Mon, 11 May 2015 14:50:36 +0300	[thread overview]
Message-ID: <20150511115036.GG22637@tbergstrom-lnx.Nvidia.com> (raw)
In-Reply-To: <55424ACA.9010406@nvidia.com>

On Thu, Apr 30, 2015 at 11:31:22AM -0400, Rhyland Klein wrote:
> On 4/30/2015 6:12 AM, Peter De Schrijver wrote:
> > On Wed, Apr 29, 2015 at 01:21:46PM -0400, Rhyland Klein wrote:
> >> From: Bill Huang <bilhuang@nvidia.com>
> >>
> >> Add logic which (if specified for a pll) can verify that a PLL is set
> >> to the proper default value and if not can set it. This can be
> >> specified per PLL as each will have different default values.
> >>
> > 
> > Why can't we just set the default values at init time?
> 
> Sorry, I did some investigation into this and wrote up a nice response
> ... and forgot to hit send ...
> 
> The reason this can't be run only once at init time is the following. In
> reality, we want to have the defined default values written as early as
> possible. Idealy, the bootloader could write these, so the kernel need
> only check, see they are right, and not touch them. However, since we
> can't rely on the bootloader to do so, the kernel needs the support to
> be able to write these default values. At init time, some pll's will be
> enabled (from bootloader) and because they are enabled (and the rest of
> the clk framework isn't done being setup yet) we can't disable them to
> write the full register values. Therefore, the set_defaults logic uses a
> 2-pass system.
> 
> first pass: Try to set defaults at init/registration time. If pll is
> disabled, this works fine. If it is enabled, then we update a subset of
> the register as a "best effort" setting of the defaults.
> 
> second pass: Should only run the first time we go through set_rate for a
> pll. If the first pass already wrote default value, then it skips this
> step. Otherwise it will go in, once the pll is disabled in the set_rate
> path, and write the full register default.
> 
> This is required because some registers need to be reset to the default
> values we have to ensure locking works correctly. Does that make sense?

Ok. I see... Should we print a warning (pr_warn()) the bootloader isn't
initializing the hw correctly if the second pass needs to write the default
values?

Thanks,

Peter.

  reply	other threads:[~2015-05-11 11:50 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-04-29 17:21 [PATCH v2 00/19] Tegra210 Clock Support Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 01/19] clk: tegra: Modify tegra_audio_clk_init to accept more plls Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 02/19] clk: tegra: periph: add new periph clks and muxes for Tegra210 Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 03/19] clk: tegra: pll: add tegra_pll_wait_for_lock to clk header Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 04/19] clk: tegra: pll: simplify clk_enable_path Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 05/19] clk: tegra: pll: update warning msg Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 06/19] clk: tegra: pll-params: change misc_reg count from 3 -> 6 Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 07/19] clk: tegra: pll: Don't unconditionally set LOCK flags Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 08/19] clk: tegra: pll: Add logic for handling SDM data Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 09/19] clk: tegra: pll: Add logic for SS Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 10/19] clk: tegra: pll: Add logic for out-of-table rates for T210 Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 11/19] clk: tegra: pll: Add code to handle if resets are supported by PLL Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 12/19] clk: tegra: pll: Add specialized logic for T210 Rhyland Klein
2015-04-29 18:27   ` Andrew Bresticker
2015-04-29 21:42     ` Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 13/19] clk: tegra: pll: Add support for PLLMB " Rhyland Klein
2015-04-30 10:11   ` Peter De Schrijver
2015-04-29 17:21 ` [PATCH v2 14/19] clk: tegra: pll: Adjust vco_min if SDM present Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 15/19] clk: tegra: pll: Add dyn_ramp callback Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 16/19] clk: tegra: pll: Add Set_default logic Rhyland Klein
2015-04-30 10:12   ` Peter De Schrijver
2015-04-30 15:31     ` Rhyland Klein
2015-05-11 11:50       ` Peter De Schrijver [this message]
2015-05-11 15:07         ` Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 17/19] clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 18/19] clk: tegra: Add Super Gen5 Logic Rhyland Klein
2015-04-29 17:21 ` [PATCH v2 19/19] clk: tegra210: add support for Tegra210 clocks Rhyland Klein
2015-04-30 20:43   ` Andrew Bresticker
2015-04-30 20:57     ` Rhyland Klein

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20150511115036.GG22637@tbergstrom-lnx.Nvidia.com \
    --to=pdeschrijver@nvidia.com \
    --cc=bilhuang@nvidia.com \
    --cc=gnurou@gmail.com \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-tegra@vger.kernel.org \
    --cc=mturquette@linaro.org \
    --cc=rklein@nvidia.com \
    --cc=sboyd@codeaurora.org \
    --cc=swarren@wwwdotorg.org \
    --cc=thierry.reding@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®