From: Chris Packham <chris.packham@alliedtelesis.co.nz>
To: linux@armlinux.org.uk, bp@alien8.de, jlu@pengutronix.de
Cc: Chris.Packham@alliedtelesis.co.nz,
thomas.petazzoni@free-electrons.com, kernel@pengutronix.de,
gregory.clement@free-electrons.com,
Chris Packham <chris.packham@alliedtelesis.co.nz>,
Mauro Carvalho Chehab <mchehab@kernel.org>,
linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCH v4 8/8] EDAC: armada_xp: Add support for more SoCs
Date: Fri, 12 Jan 2018 14:27:55 +1300 [thread overview]
Message-ID: <20180112012755.20495-9-chris.packham@alliedtelesis.co.nz> (raw)
In-Reply-To: <20180112012755.20495-1-chris.packham@alliedtelesis.co.nz>
The Armada 38x and other integrated SoCs use a reduced pin count so the
width of the SDRAM interface is smaller than the Armada XP SoCs. This
means that the definition of "full" and "half" width is reduced from
64/32 to 32/16.
Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>
---
drivers/edac/armada_xp_edac.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/drivers/edac/armada_xp_edac.c b/drivers/edac/armada_xp_edac.c
index 70cff01afc8d..03a18b54467a 100644
--- a/drivers/edac/armada_xp_edac.c
+++ b/drivers/edac/armada_xp_edac.c
@@ -341,6 +341,11 @@ static int axp_mc_probe(struct platform_device *pdev)
axp_mc_read_config(mci);
+ /* These SoCs have a reduced width bus */
+ if (of_machine_is_compatible("marvell,armada380") ||
+ of_machine_is_compatible("marvell,armadaxp-98dx3236"))
+ drvdata->width /= 2;
+
/* configure SBE threshold */
/* it seems that SBEs are not captured otherwise */
writel(1 << SDRAM_ERR_CTRL_THR_OFFSET, drvdata->base + SDRAM_ERR_CTRL_REG);
--
2.15.1
next prev parent reply other threads:[~2018-01-12 1:28 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20180112012755.20495-1-chris.packham@alliedtelesis.co.nz>
2018-01-12 1:27 ` [PATCH v4 1/8] ARM: l2c: move cache-aurora-l2.h to asm/hardware Chris Packham
2018-01-12 1:27 ` [PATCH v4 2/8] ARM: aurora-l2: add prefix to MAX_RANGE_SIZE Chris Packham
2018-01-12 1:27 ` [PATCH v4 3/8] ARM: aurora-l2: add defines for parity and ECC registers Chris Packham
2018-01-12 1:27 ` [PATCH v4 4/8] ARM: l2x0: support parity-enable/disable on aurora Chris Packham
2018-01-12 1:27 ` [PATCH v4 5/8] ARM: l2x0: add marvell,ecc-enable property for aurora Chris Packham
2018-01-19 21:28 ` Rob Herring
2018-01-12 1:27 ` [PATCH v4 6/8] EDAC: Add missing debugfs_create_x32 wrapper Chris Packham
2018-01-12 1:27 ` [PATCH v4 7/8] EDAC: Add driver for the Marvell Armada XP SDRAM and L2 cache ECC Chris Packham
2018-01-12 18:44 ` Borislav Petkov
2018-01-12 1:27 ` Chris Packham [this message]
2018-01-12 18:47 ` [PATCH v4 8/8] EDAC: armada_xp: Add support for more SoCs Borislav Petkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180112012755.20495-9-chris.packham@alliedtelesis.co.nz \
--to=chris.packham@alliedtelesis.co.nz \
--cc=bp@alien8.de \
--cc=gregory.clement@free-electrons.com \
--cc=jlu@pengutronix.de \
--cc=kernel@pengutronix.de \
--cc=linux-edac@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=mchehab@kernel.org \
--cc=thomas.petazzoni@free-electrons.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®