* [PATCH 1/1] dt-bindings: pci: armada: add system controller and MAC reset bit
@ 2024-11-12 6:52 Jenishkumar Maheshbhai Patel
2024-11-12 7:59 ` Manivannan Sadhasivam
0 siblings, 1 reply; 2+ messages in thread
From: Jenishkumar Maheshbhai Patel @ 2024-11-12 6:52 UTC (permalink / raw)
To: lpieralisi, thomas.petazzoni, kw, manivannan.sadhasivam, robh,
bhelgaas, linux-pci, linux-arm-kernel, linux-kernel
Cc: salee, dingwei, Jenishkumar Maheshbhai Patel
Adding Armada 7K/8K controller bindings optional system-controller
and mac-reset-bit-mask needed for linkdown procedure.
Signed-off-by: Jenishkumar Maheshbhai Patel <jpatel2@marvell.com>
---
Documentation/devicetree/bindings/pci/pci-armada8k.txt | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/devicetree/bindings/pci/pci-armada8k.txt b/Documentation/devicetree/bindings/pci/pci-armada8k.txt
index ff25a134befa..a177b971a9a0 100644
--- a/Documentation/devicetree/bindings/pci/pci-armada8k.txt
+++ b/Documentation/devicetree/bindings/pci/pci-armada8k.txt
@@ -24,6 +24,10 @@ Optional properties:
- phy-names: names of the PHYs corresponding to the number of lanes.
Must be "cp0-pcie0-x4-lane0-phy", "cp0-pcie0-x4-lane1-phy" for
2 PHYs.
+- marvell,system-controller: address of system controller needed
+ in order to reset MAC used by link-down handle
+- marvell,mac-reset-bit-mask: MAC reset bit of system controller
+ needed in order to reset MAC used by link-down handle
Example:
@@ -45,4 +49,6 @@ Example:
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
num-lanes = <1>;
clocks = <&cpm_syscon0 1 13>;
+ marvell,system-controller = <&CP11X_LABEL(syscon0)>;
+ marvell,mac-reset-bit-mask = <CP11X_PCIEx_MAC_RESET_BIT_MASK(1)>;
};
--
2.25.1
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [PATCH 1/1] dt-bindings: pci: armada: add system controller and MAC reset bit
2024-11-12 6:52 [PATCH 1/1] dt-bindings: pci: armada: add system controller and MAC reset bit Jenishkumar Maheshbhai Patel
@ 2024-11-12 7:59 ` Manivannan Sadhasivam
0 siblings, 0 replies; 2+ messages in thread
From: Manivannan Sadhasivam @ 2024-11-12 7:59 UTC (permalink / raw)
To: Jenishkumar Maheshbhai Patel
Cc: lpieralisi, thomas.petazzoni, kw, robh, bhelgaas, linux-pci,
linux-arm-kernel, linux-kernel, salee, dingwei
On Mon, Nov 11, 2024 at 10:52:29PM -0800, Jenishkumar Maheshbhai Patel wrote:
> Adding Armada 7K/8K controller bindings optional system-controller
> and mac-reset-bit-mask needed for linkdown procedure.
>
> Signed-off-by: Jenishkumar Maheshbhai Patel <jpatel2@marvell.com>
Please send the patches as a series if they are all related.
- Mani
> ---
> Documentation/devicetree/bindings/pci/pci-armada8k.txt | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/pci/pci-armada8k.txt b/Documentation/devicetree/bindings/pci/pci-armada8k.txt
> index ff25a134befa..a177b971a9a0 100644
> --- a/Documentation/devicetree/bindings/pci/pci-armada8k.txt
> +++ b/Documentation/devicetree/bindings/pci/pci-armada8k.txt
> @@ -24,6 +24,10 @@ Optional properties:
> - phy-names: names of the PHYs corresponding to the number of lanes.
> Must be "cp0-pcie0-x4-lane0-phy", "cp0-pcie0-x4-lane1-phy" for
> 2 PHYs.
> +- marvell,system-controller: address of system controller needed
> + in order to reset MAC used by link-down handle
> +- marvell,mac-reset-bit-mask: MAC reset bit of system controller
> + needed in order to reset MAC used by link-down handle
>
> Example:
>
> @@ -45,4 +49,6 @@ Example:
> interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
> num-lanes = <1>;
> clocks = <&cpm_syscon0 1 13>;
> + marvell,system-controller = <&CP11X_LABEL(syscon0)>;
> + marvell,mac-reset-bit-mask = <CP11X_PCIEx_MAC_RESET_BIT_MASK(1)>;
> };
> --
> 2.25.1
>
--
மணிவண்ணன் சதாசிவம்
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2024-11-12 8:00 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-11-12 6:52 [PATCH 1/1] dt-bindings: pci: armada: add system controller and MAC reset bit Jenishkumar Maheshbhai Patel
2024-11-12 7:59 ` Manivannan Sadhasivam
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®