mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Linus Walleij <linus.walleij@linaro.org>
To: Dmitry Vyukov <dvyukov@google.com>,
	Oleg Nesterov <oleg@redhat.com>,
	 Russell King <linux@armlinux.org.uk>,
	Kees Cook <kees@kernel.org>,
	 Andy Lutomirski <luto@amacapital.net>,
	Will Drewry <wad@chromium.org>,
	 Frederic Weisbecker <frederic@kernel.org>,
	 "Paul E. McKenney" <paulmck@kernel.org>,
	 Jinjie Ruan <ruanjinjie@huawei.com>,
	Arnd Bergmann <arnd@arndb.de>,  Ard Biesheuvel <ardb@kernel.org>,
	Al Viro <viro@zeniv.linux.org.uk>
Cc: linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org,
	 Linus Walleij <linus.walleij@linaro.org>,
	 Thomas Gleixner <tglx@linutronix.de>
Subject: [PATCH v6 30/31] ARM: entry: Block IRQs in early IRQ context
Date: Sun, 20 Apr 2025 00:36:17 +0200	[thread overview]
Message-ID: <20250420-arm-generic-entry-v6-30-95f1fcdfeeb2@linaro.org> (raw)
In-Reply-To: <20250420-arm-generic-entry-v6-0-95f1fcdfeeb2@linaro.org>

When dabt, pabt or und exceptions occur on ARM, ordinary
interrupts (IRQs) can still happen. This isn't nice for the
kernels context tracker, which expect (when using generic
entry at least) that any nested IRQs happens
between irqentry_enter() and irqentry_exit(), else it
thinks something is fishy.

This change blocks interrupts in the pabt, dabt, und and
abt exception paths (all of them really) by unconditionally
setting PSR_I_BIT in the early exception handler, until
after context has been established with irqentry_enter()
and before it is exited with irqentry_exit(). Inside the
context-tracked exception handler we enable IRQs again,
and once we leave it we disable them while exiting the
exception.

The local_irq_disable() in bad_mode() can be dropped
since we are now disabling IRQs in the early assembly
exception handler for all exceptions.

This seems like not perfect: it seems an interrupt
could still occur right before CPSR is set, or right after
the userspace registers are restored in ret_from_exception.
I would like to know if there is some
way to set up these exceptions to inherently block IRQs
when handled, until we explicitly allow them between
irqentry_enter() and irqentry_exit() or if this is simply
the best we can do on ARM for these exceptions to make the
context tracker happy.

Acked-by: Thomas Gleixner <tglx@linutronix.de>
Acked-by: Paul E. McKenney <paulmck@kernel.org>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
---
 arch/arm/kernel/entry-armv.S |  6 +-----
 arch/arm/kernel/entry.c      | 18 ++++++++++++++++++
 arch/arm/kernel/traps.c      |  1 -
 3 files changed, 19 insertions(+), 6 deletions(-)

diff --git a/arch/arm/kernel/entry-armv.S b/arch/arm/kernel/entry-armv.S
index ae2f952beea7611f0abc7bd299fc944335a21219..3dae35b0bb3f440ecaf157a45687bf4690fb8f88 100644
--- a/arch/arm/kernel/entry-armv.S
+++ b/arch/arm/kernel/entry-armv.S
@@ -416,11 +416,6 @@ ENDPROC(__irq_usr)
 __und_usr:
 	usr_entry uaccess=0
 
-	@ IRQs must be enabled before attempting to read the instruction from
-	@ user space since that could cause a page/translation fault if the
-	@ page table was modified by another CPU.
-	enable_irq
-
 	tst	r5, #PSR_T_BIT			@ Thumb mode?
 	mov	r1, #2				@ set insn size to 2 for Thumb
 	bne	0f				@ handle as Thumb undef exception
@@ -847,6 +842,7 @@ vector_\name:
 	@
 	mrs	r0, cpsr
 	eor	r0, r0, #(\mode ^ SVC_MODE | PSR_ISETSTATE)
+	orr	r0, r0, #PSR_I_BIT
 	msr	spsr_cxsf, r0
 
 	@
diff --git a/arch/arm/kernel/entry.c b/arch/arm/kernel/entry.c
index 01e4339ccdb4951e04a89fb91ad7c6e1991e09af..3881670e0987ee40be6fff32f412edcf4f3ec80a 100644
--- a/arch/arm/kernel/entry.c
+++ b/arch/arm/kernel/entry.c
@@ -17,8 +17,18 @@ noinstr asmlinkage void arm_und_handler(struct pt_regs *regs)
 {
 	irqentry_state_t state = irqentry_enter(regs);
 
+	/*
+	 * IRQs must be enabled before attempting to read the instruction from
+	 * user space since that could cause a page/translation fault if the
+	 * page table was modified by another CPU.
+	 */
+
+	local_irq_enable();
+
 	do_undefinstr(regs);
 
+	local_irq_disable();
+
 	irqentry_exit(regs, state);
 }
 
@@ -27,8 +37,12 @@ noinstr asmlinkage void arm_dabt_handler(unsigned long addr, unsigned int fsr,
 {
 	irqentry_state_t state = irqentry_enter(regs);
 
+	local_irq_enable();
+
 	do_DataAbort(addr, fsr, regs);
 
+	local_irq_disable();
+
 	irqentry_exit(regs, state);
 }
 
@@ -37,8 +51,12 @@ noinstr asmlinkage void arm_pabt_handler(unsigned long addr, unsigned int ifsr,
 {
 	irqentry_state_t state = irqentry_enter(regs);
 
+	local_irq_enable();
+
 	do_PrefetchAbort(addr, ifsr, regs);
 
+	local_irq_disable();
+
 	irqentry_exit(regs, state);
 }
 
diff --git a/arch/arm/kernel/traps.c b/arch/arm/kernel/traps.c
index 934708b9eb6f4d615000c0d667d1c7cfcd0d2820..7d557339490e3e6056ad772690f340f127f51c51 100644
--- a/arch/arm/kernel/traps.c
+++ b/arch/arm/kernel/traps.c
@@ -508,7 +508,6 @@ asmlinkage void bad_mode(struct pt_regs *regs, int reason)
 	pr_crit("Bad mode in %s handler detected\n", handler[reason]);
 
 	die("Oops - bad mode", regs, 0);
-	local_irq_disable();
 	panic("bad mode");
 }
 

-- 
2.49.0


  parent reply	other threads:[~2025-04-19 22:36 UTC|newest]

Thread overview: 32+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-04-19 22:35 [PATCH v6 00/31] ARM: Switch to generic entry Linus Walleij
2025-04-19 22:35 ` [PATCH v6 01/31] ARM: Prepare includes for " Linus Walleij
2025-04-19 22:35 ` [PATCH v6 02/31] ARM: ptrace: Split report_syscall() Linus Walleij
2025-04-19 22:35 ` [PATCH v6 03/31] ARM: entry: Skip ret_slow_syscall label Linus Walleij
2025-04-19 22:35 ` [PATCH v6 04/31] ARM: process: Rewrite ret_from_fork i C Linus Walleij
2025-04-19 22:35 ` [PATCH v6 05/31] ARM: process: Remove local restart Linus Walleij
2025-04-19 22:35 ` [PATCH v6 06/31] ARM: entry: Invoke syscalls using C Linus Walleij
2025-04-19 22:35 ` [PATCH v6 07/31] ARM: entry: Rewrite two asm calls in C Linus Walleij
2025-04-19 22:35 ` [PATCH v6 08/31] ARM: entry: Move trace entry to C function Linus Walleij
2025-04-19 22:35 ` [PATCH v6 09/31] ARM: entry: save the syscall sp in thread_info Linus Walleij
2025-04-19 22:35 ` [PATCH v6 10/31] ARM: entry: move all tracing invocation to C Linus Walleij
2025-04-19 22:35 ` [PATCH v6 11/31] ARM: entry: Merge the common and trace entry code Linus Walleij
2025-04-19 22:35 ` [PATCH v6 12/31] ARM: entry: Rename syscall invocation Linus Walleij
2025-04-19 22:36 ` [PATCH v6 13/31] ARM: entry: Create user_mode_enter/exit Linus Walleij
2025-04-19 22:36 ` [PATCH v6 14/31] ARM: entry: Drop trace argument from usr_entry macro Linus Walleij
2025-04-19 22:36 ` [PATCH v6 15/31] ARM: entry: Separate call path for syscall SWI entry Linus Walleij
2025-04-19 22:36 ` [PATCH v6 16/31] ARM: entry: Drop argument to asm_irqentry macros Linus Walleij
2025-04-19 22:36 ` [PATCH v6 17/31] ARM: entry: Implement syscall_exit_to_user_mode() Linus Walleij
2025-04-19 22:36 ` [PATCH v6 18/31] ARM: entry: Drop the superfast ret_fast_syscall Linus Walleij
2025-04-19 22:36 ` [PATCH v6 19/31] ARM: entry: Remove fast and offset register restore Linus Walleij
2025-04-19 22:36 ` [PATCH v6 20/31] ARM: entry: Untangle ret_fast_syscall/to_user Linus Walleij
2025-04-19 22:36 ` [PATCH v6 21/31] ARM: entry: Do not double-call exit functions Linus Walleij
2025-04-19 22:36 ` [PATCH v6 22/31] ARM: entry: Move work processing to C Linus Walleij
2025-04-19 22:36 ` [PATCH v6 23/31] ARM: entry: Stop exiting syscalls like IRQs Linus Walleij
2025-04-19 22:36 ` [PATCH v6 24/31] ARM: entry: Complete syscall and IRQ transition to C Linus Walleij
2025-04-19 22:36 ` [PATCH v6 25/31] ARM: entry: Create irqentry calls from kernel mode Linus Walleij
2025-04-19 22:36 ` [PATCH v6 26/31] ARM: entry: Move in-kernel hardirq tracing to C Linus Walleij
2025-04-19 22:36 ` [PATCH v6 27/31] ARM: irq: Add irqstack helper Linus Walleij
2025-04-19 22:36 ` [PATCH v6 28/31] ARM: entry: Convert to generic entry Linus Walleij
2025-04-19 22:36 ` [PATCH v6 29/31] ARM: entry: Handle dabt, pabt, and und as interrupts Linus Walleij
2025-04-19 22:36 ` Linus Walleij [this message]
2025-04-19 22:36 ` [PATCH v6 31/31] ARM: entry: Reimplement local restart in C Linus Walleij

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20250420-arm-generic-entry-v6-30-95f1fcdfeeb2@linaro.org \
    --to=linus.walleij@linaro.org \
    --cc=ardb@kernel.org \
    --cc=arnd@arndb.de \
    --cc=dvyukov@google.com \
    --cc=frederic@kernel.org \
    --cc=kees@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux@armlinux.org.uk \
    --cc=luto@amacapital.net \
    --cc=oleg@redhat.com \
    --cc=paulmck@kernel.org \
    --cc=ruanjinjie@huawei.com \
    --cc=tglx@linutronix.de \
    --cc=viro@zeniv.linux.org.uk \
    --cc=wad@chromium.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®