mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
* [PATCH v2 0/1] Add Cortex-A7 PMU node for SAMA7D65 MPU
@ 2026-03-24  7:09 Mihai Sain
  2026-03-24  7:09 ` [PATCH v2 1/1] ARM: dts: microchip: sama7d65: add Cortex-A7 PMU node Mihai Sain
  0 siblings, 1 reply; 2+ messages in thread
From: Mihai Sain @ 2026-03-24  7:09 UTC (permalink / raw)
  To: nicolas.ferre, alexandre.belloni, claudiu.beznea, robh, krzk+dt,
	conor+dt
  Cc: linux-arm-kernel, devicetree, linux-kernel, Mihai Sain

This patch adds the Performance Monitoring Unit (PMU) node for SAMA7D65 MPU.

Changelog:

v1 -> v2:
- Remove the interrupt-affinity property

Mihai Sain (1):
  ARM: dts: microchip: sama7d65: add Cortex-A7 PMU node

 arch/arm/boot/dts/microchip/sama7d65.dtsi | 5 +++++
 1 file changed, 5 insertions(+)


base-commit: c369299895a591d96745d6492d4888259b004a9e
-- 
2.53.0


^ permalink raw reply	[flat|nested] 2+ messages in thread

* [PATCH v2 1/1] ARM: dts: microchip: sama7d65: add Cortex-A7 PMU node
  2026-03-24  7:09 [PATCH v2 0/1] Add Cortex-A7 PMU node for SAMA7D65 MPU Mihai Sain
@ 2026-03-24  7:09 ` Mihai Sain
  0 siblings, 0 replies; 2+ messages in thread
From: Mihai Sain @ 2026-03-24  7:09 UTC (permalink / raw)
  To: nicolas.ferre, alexandre.belloni, claudiu.beznea, robh, krzk+dt,
	conor+dt
  Cc: linux-arm-kernel, devicetree, linux-kernel, Mihai Sain

Add the Performance Monitoring Unit (PMU) node with the appropriate
compatible string and interrupt line so that perf and other
PMU-based tooling can function correctly on this SoC.

[root@SAMA7D65 ~]$ dmesg | grep -i pmu
[    1.487869] hw-perfevents: enabled with armv7_cortex_a7 PMU driver, 5 (8000000f) counters available

[root@SAMA7D65 ~]$ perf list hw
List of pre-defined events (to be used in -e or -M):

branch-instructions OR branches                    [Hardware event]
branch-misses                                      [Hardware event]
bus-cycles                                         [Hardware event]
cache-misses                                       [Hardware event]
cache-references                                   [Hardware event]
cpu-cycles OR cycles                               [Hardware event]
instructions                                       [Hardware event]

Signed-off-by: Mihai Sain <mihai.sain@microchip.com>
---
 arch/arm/boot/dts/microchip/sama7d65.dtsi | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/arch/arm/boot/dts/microchip/sama7d65.dtsi b/arch/arm/boot/dts/microchip/sama7d65.dtsi
index e21556f46384..ed1ec952531c 100644
--- a/arch/arm/boot/dts/microchip/sama7d65.dtsi
+++ b/arch/arm/boot/dts/microchip/sama7d65.dtsi
@@ -45,6 +45,11 @@ L2: l2-cache {
 		};
 	};
 
+	pmu {
+		compatible = "arm,cortex-a7-pmu";
+		interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
 	clocks {
 		main_xtal: clock-mainxtal {
 			compatible = "fixed-clock";
-- 
2.53.0


^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2026-03-24  7:10 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2026-03-24  7:09 [PATCH v2 0/1] Add Cortex-A7 PMU node for SAMA7D65 MPU Mihai Sain
2026-03-24  7:09 ` [PATCH v2 1/1] ARM: dts: microchip: sama7d65: add Cortex-A7 PMU node Mihai Sain

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®