From: Besar Wicaksono <bwicaksono@nvidia.com>
To: <acme@kernel.org>, <namhyung@kernel.org>, <irogers@google.com>
Cc: <linux-tegra@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-perf-users@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <vsethi@nvidia.com>,
<rwiley@nvidia.com>, <skelley@nvidia.com>, <mochs@nvidia.com>,
<rajjoshi@nvidia.com>, <treding@nvidia.com>,
<jonathanh@nvidia.com>, <john.garry@linux.dev>, <will@kernel.org>,
<james.clark@linaro.org>, <mike.leach@arm.com>,
<leo.yan@linux.dev>, <mark.rutland@arm.com>,
<alexander.shishkin@linux.intel.com>, <jolsa@kernel.org>,
<adrian.hunter@intel.com>, <ctshao@google.com>,
"Besar Wicaksono" <bwicaksono@nvidia.com>
Subject: [PATCH 3/6] perf jevents: Add support for NVIDIA Tegra410 PCIE PMU aliasing
Date: Mon, 19 Oct 2026 16:42:38 +0000 [thread overview]
Message-ID: <20261019164241.403644-4-bwicaksono@nvidia.com> (raw)
In-Reply-To: <20261019164241.403644-1-bwicaksono@nvidia.com>
Add alias support for NVIDIA Tegra410 PCIE PMU events and metrics.
Signed-off-by: Besar Wicaksono <bwicaksono@nvidia.com>
---
.../arm64/nvidia/t410/sys/uncore-pcie.json | 247 ++++++++++++++++++
1 file changed, 247 insertions(+)
create mode 100644 tools/perf/pmu-events/arch/arm64/nvidia/t410/sys/uncore-pcie.json
diff --git a/tools/perf/pmu-events/arch/arm64/nvidia/t410/sys/uncore-pcie.json b/tools/perf/pmu-events/arch/arm64/nvidia/t410/sys/uncore-pcie.json
new file mode 100644
index 000000000000..37c3eac305e5
--- /dev/null
+++ b/tools/perf/pmu-events/arch/arm64/nvidia/t410/sys/uncore-pcie.json
@@ -0,0 +1,247 @@
+[
+ {
+ "EventCode": "0x100000000",
+ "EventName": "PCIE_CYCLES",
+ "BriefDescription": "Counts cycles at the PCIe interface to the Tegra SoC data fabric.",
+ "PublicDescription": "Counts cycles at the PCIe interface to the Tegra SoC data fabric.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "EventCode": "0x2",
+ "EventName": "PCIE_RD_REQ",
+ "BriefDescription": "Counts read requests from PCIe devices under this PCIe root complex to memory or another PCIe device.",
+ "PublicDescription": "Counts read requests from PCIe devices under this PCIe root complex to memory or another PCIe device, where the target responds with data. Request size can be from 1 to 256 bytes. Filters: src_rp_mask selects the requesting root ports. Alternatively, src_bdf with src_bdf_en selects one requesting device (BDF); it cannot be combined with src_rp_mask and applies to all counters of this PMU. Destination filters select the memory type of the request address: dst_loc_cmem local CMEM, dst_loc_gmem local GMEM, dst_loc_pcie_p2p local PCIe peer addresses, dst_loc_pcie_cxl local CXL memory, dst_rem remote memory. This is the address's home type, not where the data currently resides; local or remote is determined by the home socket of the address. An unset source filter counts all root ports; an unset destination filter counts all destinations.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "EventCode": "0x3",
+ "EventName": "PCIE_WR_REQ",
+ "BriefDescription": "Counts write requests from PCIe devices under this PCIe root complex to memory or another PCIe device.",
+ "PublicDescription": "Counts write requests from PCIe devices under this PCIe root complex to memory or another PCIe device, where the PCIe device sends data. Request size can be from 1 to 256 bytes. Filters: src_rp_mask selects the requesting root ports. Alternatively, src_bdf with src_bdf_en selects one requesting device (BDF); it cannot be combined with src_rp_mask and applies to all counters of this PMU. Destination filters select the memory type of the request address: dst_loc_cmem local CMEM, dst_loc_gmem local GMEM, dst_loc_pcie_p2p local PCIe peer addresses, dst_loc_pcie_cxl local CXL memory, dst_rem remote memory. This is the address's home type, not where the data currently resides; local or remote is determined by the home socket of the address. An unset source filter counts all root ports; an unset destination filter counts all destinations.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "EventCode": "0x0",
+ "EventName": "PCIE_RD_BYTES",
+ "BriefDescription": "Counts bytes transferred by the read requests counted by PCIE_RD_REQ.",
+ "PublicDescription": "Counts bytes transferred by the read requests counted by PCIE_RD_REQ. Source and destination filters work as described for PCIE_RD_REQ.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "EventCode": "0x1",
+ "EventName": "PCIE_WR_BYTES",
+ "BriefDescription": "Counts bytes transferred by the write requests counted by PCIE_WR_REQ.",
+ "PublicDescription": "Counts bytes transferred by the write requests counted by PCIE_WR_REQ. Source and destination filters work as described for PCIE_WR_REQ.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "EventCode": "0x4",
+ "EventName": "PCIE_RD_CUM_OUTS",
+ "BriefDescription": "Accumulates the outstanding read requests counted by PCIE_RD_REQ each cycle at the PCIe interface.",
+ "PublicDescription": "Accumulates the outstanding read requests counted by PCIE_RD_REQ each cycle at the PCIe interface. Pair the two under the same filters for the average read latency. Source and destination filters work as described for PCIE_RD_REQ.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_freq",
+ "MetricGroup": "PCIE_Frequency;PCIE_Read_Latency",
+ "MetricConstraint": "NO_GROUP_EVENTS",
+ "MetricExpr": "(PCIE_CYCLES / aggr_nr(PCIE_CYCLES)) / 1e9 / duration_time",
+ "ScaleUnit": "1GHz",
+ "BriefDescription": "Frequency of the cycles at the PCIe interface to the Tegra SoC data fabric.",
+ "PublicDescription": "Average frequency of the cycles at the PCIe interface to the Tegra SoC data fabric over the measurement interval.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_bandwidth_to_all_dst",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_To_All_Destinations",
+ "MetricExpr": "PCIE_RD_BYTES@dst_loc_cmem=1,dst_loc_gmem=1,dst_loc_pcie_p2p=1,dst_loc_pcie_cxl=1,dst_rem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average read bandwidth from PCIe devices under this PCIe root complex to all destinations.",
+ "PublicDescription": "Average read bandwidth of requests from all PCIe devices under this PCIe root complex to all destinations: local CMEM, local GMEM, local PCIe peer addresses, local CXL memory and remote memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_wr_bandwidth_to_all_dst",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_To_All_Destinations",
+ "MetricExpr": "PCIE_WR_BYTES@dst_loc_cmem=1,dst_loc_gmem=1,dst_loc_pcie_p2p=1,dst_loc_pcie_cxl=1,dst_rem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average write bandwidth from PCIe devices under this PCIe root complex to all destinations.",
+ "PublicDescription": "Average write bandwidth of requests from all PCIe devices under this PCIe root complex to all destinations: local CMEM, local GMEM, local PCIe peer addresses, local CXL memory and remote memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_latency_to_all_dst",
+ "MetricGroup": "PCIE_Read_Latency;PCIE_To_All_Destinations",
+ "MetricConstraint": "NO_GROUP_EVENTS",
+ "MetricExpr": "(PCIE_RD_CUM_OUTS@dst_loc_cmem=1,dst_loc_gmem=1,dst_loc_pcie_p2p=1,dst_loc_pcie_cxl=1,dst_rem=1@ / PCIE_RD_REQ@dst_loc_cmem=1,dst_loc_gmem=1,dst_loc_pcie_p2p=1,dst_loc_pcie_cxl=1,dst_rem=1@) / pcie_freq",
+ "ScaleUnit": "1ns/request",
+ "BriefDescription": "Average read latency from PCIe devices under this PCIe root complex to all destinations.",
+ "PublicDescription": "Average latency of read requests from all PCIe devices under this PCIe root complex to all destinations: local CMEM, local GMEM, local PCIe peer addresses, local CXL memory and remote memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_bandwidth_to_local_cmem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Read;PCIE_To_Local_CMEM",
+ "MetricExpr": "PCIE_RD_BYTES@dst_loc_cmem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average read bandwidth from PCIe devices under this PCIe root complex to local CMEM.",
+ "PublicDescription": "Average read bandwidth of requests from all PCIe devices under this PCIe root complex to local CMEM.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_wr_bandwidth_to_local_cmem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Write;PCIE_To_Local_CMEM",
+ "MetricExpr": "PCIE_WR_BYTES@dst_loc_cmem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average write bandwidth from PCIe devices under this PCIe root complex to local CMEM.",
+ "PublicDescription": "Average write bandwidth of requests from all PCIe devices under this PCIe root complex to local CMEM.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_latency_to_local_cmem",
+ "MetricGroup": "PCIE_Read_Latency;PCIE_Read;PCIE_To_Local_CMEM",
+ "MetricConstraint": "NO_GROUP_EVENTS",
+ "MetricExpr": "(PCIE_RD_CUM_OUTS@dst_loc_cmem=1@ / PCIE_RD_REQ@dst_loc_cmem=1@) / pcie_freq",
+ "ScaleUnit": "1ns/request",
+ "BriefDescription": "Average read latency from PCIe devices under this PCIe root complex to local CMEM.",
+ "PublicDescription": "Average latency of read requests from all PCIe devices under this PCIe root complex to local CMEM.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_bandwidth_to_local_gmem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Read;PCIE_To_Local_GMEM",
+ "MetricExpr": "PCIE_RD_BYTES@dst_loc_gmem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average read bandwidth from PCIe devices under this PCIe root complex to local GMEM.",
+ "PublicDescription": "Average read bandwidth of requests from all PCIe devices under this PCIe root complex to local GMEM.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_wr_bandwidth_to_local_gmem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Write;PCIE_To_Local_GMEM",
+ "MetricExpr": "PCIE_WR_BYTES@dst_loc_gmem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average write bandwidth from PCIe devices under this PCIe root complex to local GMEM.",
+ "PublicDescription": "Average write bandwidth of requests from all PCIe devices under this PCIe root complex to local GMEM.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_latency_to_local_gmem",
+ "MetricGroup": "PCIE_Read_Latency;PCIE_Read;PCIE_To_Local_GMEM",
+ "MetricConstraint": "NO_GROUP_EVENTS",
+ "MetricExpr": "(PCIE_RD_CUM_OUTS@dst_loc_gmem=1@ / PCIE_RD_REQ@dst_loc_gmem=1@) / pcie_freq",
+ "ScaleUnit": "1ns/request",
+ "BriefDescription": "Average read latency from PCIe devices under this PCIe root complex to local GMEM.",
+ "PublicDescription": "Average latency of read requests from all PCIe devices under this PCIe root complex to local GMEM.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_bandwidth_to_local_cxlmem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Read;PCIE_To_Local_CXLMEM",
+ "MetricExpr": "PCIE_RD_BYTES@dst_loc_pcie_cxl=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average read bandwidth from PCIe devices under this PCIe root complex to local CXL memory.",
+ "PublicDescription": "Average read bandwidth of requests from all PCIe devices under this PCIe root complex to local CXL memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_wr_bandwidth_to_local_cxlmem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Write;PCIE_To_Local_CXLMEM",
+ "MetricExpr": "PCIE_WR_BYTES@dst_loc_pcie_cxl=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average write bandwidth from PCIe devices under this PCIe root complex to local CXL memory.",
+ "PublicDescription": "Average write bandwidth of requests from all PCIe devices under this PCIe root complex to local CXL memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_latency_to_local_cxlmem",
+ "MetricGroup": "PCIE_Read_Latency;PCIE_Read;PCIE_To_Local_CXLMEM",
+ "MetricConstraint": "NO_GROUP_EVENTS",
+ "MetricExpr": "(PCIE_RD_CUM_OUTS@dst_loc_pcie_cxl=1@ / PCIE_RD_REQ@dst_loc_pcie_cxl=1@) / pcie_freq",
+ "ScaleUnit": "1ns/request",
+ "BriefDescription": "Average read latency from PCIe devices under this PCIe root complex to local CXL memory.",
+ "PublicDescription": "Average latency of read requests from all PCIe devices under this PCIe root complex to local CXL memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_bandwidth_to_remote_mem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Read;PCIE_To_Remote_Memory",
+ "MetricExpr": "PCIE_RD_BYTES@dst_rem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average read bandwidth from PCIe devices under this PCIe root complex to remote memory.",
+ "PublicDescription": "Average read bandwidth of requests from all PCIe devices under this PCIe root complex to remote memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_wr_bandwidth_to_remote_mem",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Write;PCIE_To_Remote_Memory",
+ "MetricExpr": "PCIE_WR_BYTES@dst_rem=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average write bandwidth from PCIe devices under this PCIe root complex to remote memory.",
+ "PublicDescription": "Average write bandwidth of requests from all PCIe devices under this PCIe root complex to remote memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_latency_to_remote_mem",
+ "MetricGroup": "PCIE_Read_Latency;PCIE_Read;PCIE_To_Remote_Memory",
+ "MetricConstraint": "NO_GROUP_EVENTS",
+ "MetricExpr": "(PCIE_RD_CUM_OUTS@dst_rem=1@ / PCIE_RD_REQ@dst_rem=1@) / pcie_freq",
+ "ScaleUnit": "1ns/request",
+ "BriefDescription": "Average read latency from PCIe devices under this PCIe root complex to remote memory.",
+ "PublicDescription": "Average latency of read requests from all PCIe devices under this PCIe root complex to remote memory.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_bandwidth_to_local_pcie_peer",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Read;PCIE_To_Local_PCIE_Peer",
+ "MetricExpr": "PCIE_RD_BYTES@dst_loc_pcie_p2p=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average read bandwidth from PCIe devices under this PCIe root complex to local PCIe peer addresses.",
+ "PublicDescription": "Average read bandwidth of requests from all PCIe devices under this PCIe root complex to local PCIe peer addresses.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_wr_bandwidth_to_local_pcie_peer",
+ "MetricGroup": "PCIE_Bandwidth;PCIE_Write;PCIE_To_Local_PCIE_Peer",
+ "MetricExpr": "PCIE_WR_BYTES@dst_loc_pcie_p2p=1@ / 1e6 / duration_time",
+ "ScaleUnit": "1MB/s",
+ "BriefDescription": "Average write bandwidth from PCIe devices under this PCIe root complex to local PCIe peer addresses.",
+ "PublicDescription": "Average write bandwidth of requests from all PCIe devices under this PCIe root complex to local PCIe peer addresses.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ },
+ {
+ "MetricName": "pcie_avg_rd_latency_to_local_pcie_peer",
+ "MetricGroup": "PCIE_Read_Latency;PCIE_Read;PCIE_To_Local_PCIE_Peer",
+ "MetricConstraint": "NO_GROUP_EVENTS",
+ "MetricExpr": "(PCIE_RD_CUM_OUTS@dst_loc_pcie_p2p=1@ / PCIE_RD_REQ@dst_loc_pcie_p2p=1@) / pcie_freq",
+ "ScaleUnit": "1ns/request",
+ "BriefDescription": "Average read latency from PCIe devices under this PCIe root complex to local PCIe peer addresses.",
+ "PublicDescription": "Average latency of read requests from all PCIe devices under this PCIe root complex to local PCIe peer addresses.",
+ "Compat": "1030136b",
+ "Unit": "nvidia_pcie_pmu_,rc_"
+ }
+]
--
2.43.0
next prev parent reply other threads:[~2026-10-19 16:45 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-19 16:42 [PATCH 0/6] perf jevents: Add NVIDIA Tegra410 uncore PMU events and metrics Besar Wicaksono
2026-10-19 16:42 ` [PATCH 1/6] perf jevents: Process model files before sys subdirectories Besar Wicaksono
2026-10-19 16:42 ` [PATCH 2/6] perf jevents: Add support for NVIDIA Tegra410 UCF PMU aliasing Besar Wicaksono
2026-10-19 16:42 ` Besar Wicaksono [this message]
2026-10-19 17:50 ` [PATCH 3/6] perf jevents: Add support for NVIDIA Tegra410 PCIE " Chun-Tse Shao
2026-10-19 16:42 ` [PATCH 4/6] perf jevents: Add support for NVIDIA Tegra410 PCIE-TGT " Besar Wicaksono
2026-10-19 23:18 ` Ian Rogers
2026-10-20 22:01 ` Besar Wicaksono
2026-10-20 23:12 ` Chun-Tse Shao
2026-10-19 16:42 ` [PATCH 5/6] perf jevents: Add support for NVIDIA Tegra410 CPU Memory Latency " Besar Wicaksono
2026-10-19 16:42 ` [PATCH 6/6] perf jevents: Add support for NVIDIA Tegra410 C2C " Besar Wicaksono
2026-10-19 17:23 ` [PATCH 0/6] perf jevents: Add NVIDIA Tegra410 uncore PMU events and metrics James Clark
2026-10-20 19:15 ` Arnaldo Carvalho de Melo
2026-10-20 20:32 ` Ian Rogers
2026-10-20 20:38 ` Arnaldo Melo
2026-10-20 22:14 ` Besar Wicaksono
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20261019164241.403644-4-bwicaksono@nvidia.com \
--to=bwicaksono@nvidia.com \
--cc=acme@kernel.org \
--cc=adrian.hunter@intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=ctshao@google.com \
--cc=irogers@google.com \
--cc=james.clark@linaro.org \
--cc=john.garry@linux.dev \
--cc=jolsa@kernel.org \
--cc=jonathanh@nvidia.com \
--cc=leo.yan@linux.dev \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mike.leach@arm.com \
--cc=mochs@nvidia.com \
--cc=namhyung@kernel.org \
--cc=rajjoshi@nvidia.com \
--cc=rwiley@nvidia.com \
--cc=skelley@nvidia.com \
--cc=treding@nvidia.com \
--cc=vsethi@nvidia.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®