From: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
To: Stephen Boyd <sboyd@kernel.org>,
Brian Masney <bmasney+clk@redhat.com>,
Jerome Brunet <jbrunet+clk@baylibre.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Alexandre Torgue <alexandre.torgue@foss.st.com>
Cc: <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-stm32@st-md-mailman.stormreply.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
Gabriel Fernandez <gabriel.fernandez@foss.st.com>,
Gwenael Treuveur <gwenael.treuveur@foss.st.com>
Subject: [PATCH 0/7] clk: stm32mp25: add Cortex-M0 D3 clocks, ETR/STM and USB2PHY1 STP
Date: Fri, 23 Oct 2026 15:28:05 +0200 [thread overview]
Message-ID: <20261023-ups_mp25_clk_update-v1-0-e906e7a38cb3@foss.st.com> (raw)
This series updates the STM32MP25 RCC bindings and clock driver:
- Patch 1 makes the driver define the number of clocks of its provider
(STM32MP25_LAST_CLK) instead of taking it from the binding header,
and drops it from that header. That value is not part of the binding
ABI and would have to change each time an ID is added. This is
already how the STM32MP21 clock driver does it. No functional
change. The driver and the header are changed by the same patch,
as the macro has the same name in both. The driver patches 5 and 7
then update the number of clocks.
- Patches 2-3 align the ETR and STM clocks with the reference manual:
add their kernel clocks and rename the bus clocks and the
RCC_STMCFGR register accordingly. The values of the renamed
identifiers are unchanged and they have no user in the tree.
- Patches 4-5 add the clocks to allocate the D3 peripherals to the
Cortex-M0 (CPU3) and to enable their autonomous mode. The binding
patch also adds the HSI, HSE and MSI kernel clocks as three new RCC
input clocks. They are optional (minItems), so that the existing
device trees remain valid.
- Patches 6-7 add the ck_ker_usb2phy1_stp clock needed by USB host
low power support, with the HSE kernel clock introduced by patch 5
as parent to keep it running in low power modes.
The patches are kept in one series because the binding identifiers are
allocated sequentially in the same header, and patch 7 uses the HSE
kernel clock parent added by patch 5.
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
---
Gabriel Fernandez (6):
clk: stm32mp25: define the number of clocks in the driver
dt-bindings: stm32: add kernel clocks for ETR and STM
clk: stm32mp25: update register with reference manual
clk: stm32mp25: add clock for D3 peripherals allocation for Cortex-CM0
dt-bindings: stm32: add binding for usb2phy1stp clock on stm32mp25
clk: stm32mp25: add ck_ker_usb2phy1_stp clock
Gwenael Treuveur (1):
dt-bindings: stm32: add clock binding for Cortex-CM0 on stm32mp25 platform
.../bindings/clock/st,stm32mp25-rcc.yaml | 9 +-
drivers/clk/stm32/clk-stm32mp25.c | 216 +++++++++++++++++++++
drivers/clk/stm32/stm32mp25_rcc.h | 2 +-
include/dt-bindings/clock/st,stm32mp25-rcc.h | 48 ++++-
4 files changed, 268 insertions(+), 7 deletions(-)
---
base-commit: a90ee4305c4a5df72c11b31dacfdc76e00fcf78a
change-id: 20261022-ups_mp25_clk_update-7f1a03b1c6f2
Best regards,
--
Gabriel Fernandez <gabriel.fernandez@foss.st.com>
next reply other threads:[~2026-10-23 13:28 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-23 13:28 Gabriel Fernandez [this message]
2026-10-23 13:28 ` [PATCH 1/7] clk: stm32mp25: define the number of clocks in the driver Gabriel Fernandez
2026-10-23 13:28 ` [PATCH 2/7] dt-bindings: stm32: add kernel clocks for ETR and STM Gabriel Fernandez
2026-10-23 13:28 ` [PATCH 3/7] clk: stm32mp25: update register with reference manual Gabriel Fernandez
2026-10-23 13:28 ` [PATCH 4/7] dt-bindings: stm32: add clock binding for Cortex-CM0 on stm32mp25 platform Gabriel Fernandez
2026-10-23 13:28 ` [PATCH 5/7] clk: stm32mp25: add clock for D3 peripherals allocation for Cortex-CM0 Gabriel Fernandez
2026-10-23 13:28 ` [PATCH 6/7] dt-bindings: stm32: add binding for usb2phy1stp clock on stm32mp25 Gabriel Fernandez
2026-10-23 13:28 ` [PATCH 7/7] clk: stm32mp25: add ck_ker_usb2phy1_stp clock Gabriel Fernandez
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20261023-ups_mp25_clk_update-v1-0-e906e7a38cb3@foss.st.com \
--to=gabriel.fernandez@foss.st.com \
--cc=alexandre.torgue@foss.st.com \
--cc=bmasney+clk@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=gwenael.treuveur@foss.st.com \
--cc=jbrunet+clk@baylibre.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®