From: Conor Dooley <conor@kernel.org>
To: Himanshu Chauhan <himanshu.chauhan@oss.qualcomm.com>
Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-acpi@vger.kernel.org, linux-efi@vger.kernel.org,
acpica-devel@lists.linux.dev, anup.patel@oss.qualcomm.com,
ardb@kernel.org, james.morse@arm.com, lenb@kernel.org,
palmer@dabbelt.com, paul.walmsley@sifive.com,
robert.moore@intel.com, sunilvl@oss.qualcomm.com,
tony.luck@intel.com, zhangzhanpeng.jasper@bytedance.com
Subject: Re: [PATCH v5 5/9] riscv: Add functions to register ghes having SSE notification
Date: Thu, 29 Oct 2026 23:27:09 +0000 [thread overview]
Message-ID: <20261029-pond-tribune-6e7a7f66b7cb@spud> (raw)
In-Reply-To: <20260924073714.1650588-6-himanshu.chauhan@oss.qualcomm.com>
[-- Attachment #1: Type: text/plain, Size: 53 bytes --]
Acked-by: Conor Dooley <conor.dooley@microchip.com>
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
next prev parent reply other threads:[~2026-10-29 23:27 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-24 7:37 [PATCH v5 0/9] Add RAS support for RISC-V architecture Himanshu Chauhan
2026-09-24 7:37 ` [PATCH v5 1/9] riscv: Define ioremap_cache for RISC-V Himanshu Chauhan
2026-09-24 7:37 ` [PATCH v5 2/9] riscv: Define arch_apei_get_mem_attribute " Himanshu Chauhan
2026-10-21 9:33 ` Rui Qi
2026-09-24 7:37 ` [PATCH v5 3/9] Introduce a new HEST notification type for RISC-V SSE events Himanshu Chauhan
2026-10-27 5:32 ` Himanshu Chauhan
2026-09-24 7:37 ` [PATCH v5 4/9] riscv: Add fixmap indices for GHES IRQ and SSE contexts Himanshu Chauhan
2026-09-24 7:37 ` [PATCH v5 5/9] riscv: Add functions to register ghes having SSE notification Himanshu Chauhan
2026-10-29 23:27 ` Conor Dooley [this message]
2026-09-24 7:37 ` [PATCH v5 6/9] riscv: Add RISC-V entries in processor type and ISA strings Himanshu Chauhan
2026-09-24 7:37 ` [PATCH v5 7/9] riscv: Introduce HEST SSE notification handlers Himanshu Chauhan
2026-09-24 7:37 ` [PATCH v5 8/9] riscv: Select HAVE_ACPI_APEI required for RAS Himanshu Chauhan
2026-09-24 7:37 ` [PATCH v5 9/9] riscv: Enable APEI GHES driver in defconfig Himanshu Chauhan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20261029-pond-tribune-6e7a7f66b7cb@spud \
--to=conor@kernel.org \
--cc=acpica-devel@lists.linux.dev \
--cc=anup.patel@oss.qualcomm.com \
--cc=ardb@kernel.org \
--cc=himanshu.chauhan@oss.qualcomm.com \
--cc=james.morse@arm.com \
--cc=lenb@kernel.org \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-efi@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=robert.moore@intel.com \
--cc=sunilvl@oss.qualcomm.com \
--cc=tony.luck@intel.com \
--cc=zhangzhanpeng.jasper@bytedance.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®