From: Konrad Dybcio <konradybcio@kernel.org>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Abel Vesa <abelvesa@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,
Gopikrishna Garmidi <gopikrishna.garmidi@oss.qualcomm.com>,
Sibi Sankar <sibi.sankar@oss.qualcomm.com>,
Qiang Yu <qiang.yu@oss.qualcomm.com>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
Sivansh Gupta <sivansh.gupta@oss.qualcomm.com>,
Pankaj Patil <pankaj.patil@oss.qualcomm.com>,
Jyothi Kumar Seerapu <jyothi.seerapu@oss.qualcomm.com>,
Kamal Wadhwa <kamal.wadhwa@oss.qualcomm.com>,
Abel Vesa <abel.vesa@oss.qualcomm.com>
Subject: [PATCH v3 0/8] Commonize Glymur regulator settings for fixed rails
Date: Fri, 06 Nov 2026 10:29:01 +0100 [thread overview]
Message-ID: <20261106-topic-sip_cob-v3-0-52cd3826ab49@oss.qualcomm.com> (raw)
Certain rails are predefined and will ALWAYS have to be the same for a
given PMIC configuration (due to electrical and other requirements).
Factor these out to remove a layer of pain when creating DTs and let
one have a better way to reason about the settings across the platform.
Glymur-SiP will be the next target after/if this is accepted
Depends on the (reviewed and awaiting merge) Mahua QCB series:
https://lore.kernel.org/all/20261027114955.1266499-1-sivansh.gupta@oss.qualcomm.com/
Signed-off-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
---
Changes in v3:
- Rebase on next-20261105
- Pick up t-b
- Add SiP commonization and SiP CRD DT. I realize this extends the
scope of the series but I believe all the changes are pretty
straightforward and any subset may be picked up)
- Commonize the overlooked pcie3_phy supplies as well
- Link to v2: https://patch.msgid.link/20261030-topic-sip_cob-v2-0-159e29e97c82@oss.qualcomm.com
Changes in v2:
- Fix regulator ranges, boot test on glymur-crd-cob now
- Streamline Mahua setup (all Mahuas are CoB)
- Fix leftovers (Sashiko)
- Remove L4F0 from all Glymur/Mahua DTs
- Rebase on the Mahua QCB patchset
- Drop reviews from p1/p2 due to an invasive rebase
- Link to v1: https://patch.msgid.link/20261028-topic-sip_cob-v1-0-80ab6704aca3@oss.qualcomm.com
To: Bjorn Andersson <andersson@kernel.org>
To: Konrad Dybcio <konradybcio@kernel.org>
To: Abel Vesa <abelvesa@kernel.org>
To: Rob Herring <robh@kernel.org>
To: Krzysztof Kozlowski <krzk+dt@kernel.org>
To: Conor Dooley <conor+dt@kernel.org>
To: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
To: Sibi Sankar <sibi.sankar@oss.qualcomm.com>
To: Qiang Yu <qiang.yu@oss.qualcomm.com>
Cc: linux-arm-msm@vger.kernel.org
Cc: devicetree@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: Sivansh Gupta <sivansh.gupta@oss.qualcomm.com>
Cc: Pankaj Patil <pankaj.patil@oss.qualcomm.com>
Cc: Jyothi Kumar Seerapu <jyothi.seerapu@oss.qualcomm.com>
Cc: Kamal Wadhwa <kamal.wadhwa@oss.qualcomm.com>
Cc: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
---
Konrad Dybcio (8):
arm64: dts: qcom: Unify Glymur/Mahua regulator handles
arm64: dts: qcom: Consolidate Glymur CoB power grid
arm64: dts: qcom: glymur: Drop L4F0
arm64: dts: qcom: glymur-crd: Fix L8B0 voltage
dt-bindings: arm: qcom: Add Glymur SIP CRD
arm64: dts: qcom: Consolidate Glymur SiP power grid
arm64: dts: qcom: glymur-crd: Move DP0/DP1 to common dtsi
arm64: dts: qcom: Add Glymur SiP CRD
Documentation/devicetree/bindings/arm/qcom.yaml | 1 +
arch/arm64/boot/dts/qcom/Makefile | 1 +
.../dts/qcom/glymur-asus-zenbook-a14-ux3407na.dts | 242 +-----------
.../dts/qcom/glymur-asus-zenbook-a16-ux3607oa.dts | 362 +++---------------
arch/arm64/boot/dts/qcom/glymur-cob.dtsi | 319 ++++++++++++++++
arch/arm64/boot/dts/qcom/glymur-crd.dts | 46 +--
arch/arm64/boot/dts/qcom/glymur-crd.dtsi | 411 +++++---------------
.../boot/dts/qcom/glymur-hp-elitebook-x-g2q.dts | 225 +----------
.../boot/dts/qcom/glymur-lenovo-yoga-slim7x.dts | 328 +++-------------
arch/arm64/boot/dts/qcom/glymur-qcb.dts | 22 +-
arch/arm64/boot/dts/qcom/glymur-qcb.dtsi | 305 +++------------
arch/arm64/boot/dts/qcom/glymur-sip-crd.dts | 14 +
arch/arm64/boot/dts/qcom/glymur-sip.dtsi | 304 +++++++++++++++
arch/arm64/boot/dts/qcom/mahua-crd.dts | 27 +-
.../qcom/mahua-lenovo-thinkpad-t14s-gen7-lcd.dts | 412 ++++-----------------
arch/arm64/boot/dts/qcom/mahua-qcb.dts | 34 +-
arch/arm64/boot/dts/qcom/mahua.dtsi | 29 +-
17 files changed, 1029 insertions(+), 2053 deletions(-)
---
base-commit: dde2e8a7cd2a498c5e0624b80cc97d34b517d602
change-id: 20261028-topic-sip_cob-65df3325ed28
Best regards,
--
Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
next reply other threads:[~2026-11-06 9:29 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-06 9:29 Konrad Dybcio [this message]
2026-11-06 9:29 ` [PATCH v3 1/8] arm64: dts: qcom: Unify Glymur/Mahua regulator handles Konrad Dybcio
2026-11-06 9:29 ` [PATCH v3 2/8] arm64: dts: qcom: Consolidate Glymur CoB power grid Konrad Dybcio
2026-11-06 9:29 ` [PATCH v3 3/8] arm64: dts: qcom: glymur: Drop L4F0 Konrad Dybcio
2026-11-06 9:29 ` [PATCH v3 4/8] arm64: dts: qcom: glymur-crd: Fix L8B0 voltage Konrad Dybcio
2026-11-06 9:29 ` [PATCH v3 5/8] dt-bindings: arm: qcom: Add Glymur SIP CRD Konrad Dybcio
2026-11-06 9:29 ` [PATCH v3 6/8] arm64: dts: qcom: Consolidate Glymur SiP power grid Konrad Dybcio
2026-11-06 9:29 ` [PATCH v3 7/8] arm64: dts: qcom: glymur-crd: Move DP0/DP1 to common dtsi Konrad Dybcio
2026-11-06 9:29 ` [PATCH v3 8/8] arm64: dts: qcom: Add Glymur SiP CRD Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20261106-topic-sip_cob-v3-0-52cd3826ab49@oss.qualcomm.com \
--to=konradybcio@kernel.org \
--cc=abel.vesa@oss.qualcomm.com \
--cc=abelvesa@kernel.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=gopikrishna.garmidi@oss.qualcomm.com \
--cc=jyothi.seerapu@oss.qualcomm.com \
--cc=kamal.wadhwa@oss.qualcomm.com \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=pankaj.patil@oss.qualcomm.com \
--cc=qiang.yu@oss.qualcomm.com \
--cc=robh@kernel.org \
--cc=sibi.sankar@oss.qualcomm.com \
--cc=sivansh.gupta@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®