From: Bart Van Assche <bvanassche@acm.org>
To: Manivannan Sadhasivam <manisadhasivam.linux@gmail.com>,
Mary Guillemard <mary@mary.zone>
Cc: linux-kernel@vger.kernel.org, linux-scsi@vger.kernel.org,
Peter Wang <peter.wang@mediatek.com>,
Stanley Jhu <chu.stanley@gmail.com>,
"James E.J. Bottomley" <James.Bottomley@hansenpartnership.com>,
"Martin K. Petersen" <martin.petersen@oracle.com>,
Matthias Brugger <matthias.bgg@gmail.com>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>
Subject: Re: [PATCH 1/1] scsi: ufs-mediatek: Add UFSHCD_QUIRK_BROKEN_LSDBS_CAP
Date: Tue, 20 Aug 2024 14:50:58 -0700 [thread overview]
Message-ID: <223cc3ca-9214-4ba1-a3c8-2d672aef52f9@acm.org> (raw)
In-Reply-To: <20240820060946.ktiysu7sn7qgbwx4@thinkpad>
On 8/19/24 11:09 PM, Manivannan Sadhasivam wrote:
> On Mon, Aug 19, 2024 at 08:17:10PM +0200, Mary Guillemard wrote:
>> On Mon, Aug 19, 2024 at 05:38:52PM +0530, Manivannan Sadhasivam wrote:
>>> On Mon, Aug 19, 2024 at 12:24:42AM +0200, Mary Guillemard wrote:
>>>> + if (host->caps & UFS_MTK_CAP_DISABLE_MCQ)
>>>
>>> How can this be the deciding factor? You said above that the issue is with
>>> MT8183 SoC. So why not just use the quirk only for that platform?
>>
>> So my current assumption is that it also affect other Mediatek SoCs
>> that are also based on UFS 2.1 spec but I cannot check this.
>>
>> Instead, we know that if MCQ isn't supported, we must fallback to LSDB
>> as there is no other ways to drive the device.
>>
>> UFS_MTK_CAP_DISABLE_MCQ (mediatek,ufs-disable-mcq) being unused upstream,
>> I think that's an acceptable fix.
>>
>
> If you use this quirk, then you need to use the corresponding DT property. But
> using the 'mediatek,ufs-disable-mcq' property for 2.1 controller doesn't make
> sense as MCQ is for controllers >= 4.0.
>
>> Another way to handle this would be to add a new dt property and add it
>> to ufs_mtk_host_caps but I feel that my approach should be enough.
>>
>
> No need to add a DT property. Just use the SoC specific compatible as I did for
> SM8550 SoC.
Mary, do you plan to implement Manivannan's feedback?
Thanks,
Bart.
next prev parent reply other threads:[~2024-08-20 21:51 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-18 22:24 [PATCH 0/1] ufs: mediatek: Fix probe failure on MT8395 SoC Mary Guillemard
2024-08-18 22:24 ` [PATCH 1/1] scsi: ufs-mediatek: Add UFSHCD_QUIRK_BROKEN_LSDBS_CAP Mary Guillemard
2024-08-19 12:08 ` Manivannan Sadhasivam
2024-08-19 18:17 ` Mary Guillemard
2024-08-20 5:56 ` Peter Wang (王信友)
2024-08-20 6:09 ` Manivannan Sadhasivam
2024-08-20 21:50 ` Bart Van Assche [this message]
2024-08-21 21:32 ` Mary Guillemard
2024-08-22 6:34 ` Manivannan Sadhasivam
2024-08-20 5:58 ` Peter Wang (王信友)
2024-08-29 2:50 ` Martin K. Petersen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=223cc3ca-9214-4ba1-a3c8-2d672aef52f9@acm.org \
--to=bvanassche@acm.org \
--cc=James.Bottomley@hansenpartnership.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chu.stanley@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-scsi@vger.kernel.org \
--cc=manisadhasivam.linux@gmail.com \
--cc=martin.petersen@oracle.com \
--cc=mary@mary.zone \
--cc=matthias.bgg@gmail.com \
--cc=peter.wang@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®