From: Jayesh Choudhary <j-choudhary@ti.com>
To: Roger Quadros <rogerq@kernel.org>, <nm@ti.com>, <vigneshr@ti.com>
Cc: <s-vadapalli@ti.com>, <afd@ti.com>, <kristo@kernel.org>,
<robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
<conor+dt@kernel.org>, <a-bhatia1@ti.com>, <r-ravikumar@ti.com>,
<sabiya.d@ti.com>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v8 2/5] arm64: dts: ti: k3-j784s4-main: Add WIZ and SERDES PHY nodes
Date: Thu, 3 Aug 2023 11:07:53 +0530 [thread overview]
Message-ID: <24c8071f-3ec8-c0e5-8a18-7783cf7af092@ti.com> (raw)
In-Reply-To: <64ae76ef-a85a-7cc7-6bc3-a8ea46621d73@kernel.org>
Hello Roger,
On 01/08/23 22:26, Roger Quadros wrote:
>
>
> On 01/08/2023 10:00, Jayesh Choudhary wrote:
>> From: Siddharth Vadapalli <s-vadapalli@ti.com>
>>
>> J784S4 SoC has 4 Serdes instances along with their respective WIZ
>> instances. Add device-tree nodes for them and disable them by default.
>>
>> Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
>> [j-choudhary@ti.com: fix serdes_wiz clock order & disable serdes refclk]
>> Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
>> ---
>> arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 172 +++++++++++++++++++++
>> 1 file changed, 172 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi
>> index 8a816563706b..fbf5ab94d785 100644
>> --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi
>> +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi
>> @@ -6,9 +6,19 @@
>> */
>>
>> #include <dt-bindings/mux/mux.h>
>> +#include <dt-bindings/phy/phy.h>
>> +#include <dt-bindings/phy/phy-ti.h>
>>
>> #include "k3-serdes.h"
>>
>> +/ {
>> + serdes_refclk: serdes-refclk {
>
> standard name should begin with clock
>
>> + #clock-cells = <0>;
>> + compatible = "fixed-clock";
>> + status = "disabled";
>> + };
>> +};
>> +
>> &cbass_main {
>> msmc_ram: sram@70000000 {
>> compatible = "mmio-sram";
>> @@ -709,6 +719,168 @@ main_sdhci1: mmc@4fb0000 {
>> status = "disabled";
>> };
>>
>> + serdes_wiz0: wiz@5060000 {
>> + compatible = "ti,j784s4-wiz-10g";
>> + #address-cells = <1>;
>> + #size-cells = <1>;
>> + power-domains = <&k3_pds 404 TI_SCI_PD_EXCLUSIVE>;
>> + clocks = <&k3_clks 404 2>, <&k3_clks 404 6>, <&serdes_refclk>, <&k3_clks 404 5>;
>> + clock-names = "fck", "core_ref_clk", "ext_ref_clk", "core_ref1_clk";
>> + assigned-clocks = <&k3_clks 404 6>;
>> + assigned-clock-parents = <&k3_clks 404 10>;
>> + num-lanes = <4>;
>> + #reset-cells = <1>;
>> + #clock-cells = <1>;
>> + ranges = <0x5060000 0x00 0x5060000 0x10000>;
>> +> + status = "disabled";
>> +
> drop blank lines here and rest of this file where you set status to "disabled".
>
>> + serdes0: serdes@5060000 {
>
> phy@5060000
According to the bindings, serdes is valid.
(./Documentation/devicetree/bindings/phy/ti,phy-j721e-wiz.yaml)
It would throw dtbs_check errors with phy@.
If its a binding change that you are suggesting, then it can be picked
up later on for all platform at once.
So keeping it as serdes@50*0000 on all the suggested places.
>
>> + compatible = "ti,j721e-serdes-10g";
>> + reg = <0x05060000 0x010000>;
[...]
>> +
>> + serdes1: serdes@5070000 {
>
> phy@5070000
>> + compatible = "ti,j721e-serdes-10g";
>> + reg = <0x05070000 0x010000>;
>> + reg-names = "torrent_phy";
[...]
>> +
>> + status = "disabled";
>> +
>> + serdes2: serdes@5020000 {
>
> phy@5020000
>
>> + compatible = "ti,j721e-serdes-10g";
>> + reg = <0x05020000 0x010000>;
[...]
>> + status = "disabled";
>> +
>> + serdes4: serdes@5050000 {
>
> phy@5050000
>
>> + /*
[...]
next prev parent reply other threads:[~2023-08-03 5:38 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-01 7:00 [PATCH v8 0/5] Enable Display for J784S4 and AM69-SK platform Jayesh Choudhary
2023-08-01 7:00 ` [PATCH v8 1/5] arm64: dts: ti: k3-j784s4-main: Add system controller and SERDES lane mux Jayesh Choudhary
2023-08-01 14:19 ` Andrew Davis
2023-08-01 7:00 ` [PATCH v8 2/5] arm64: dts: ti: k3-j784s4-main: Add WIZ and SERDES PHY nodes Jayesh Choudhary
2023-08-01 16:56 ` Roger Quadros
2023-08-03 5:37 ` Jayesh Choudhary [this message]
2023-08-01 7:00 ` [PATCH v8 3/5] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node Jayesh Choudhary
2023-08-01 16:50 ` Roger Quadros
2023-08-01 7:00 ` [PATCH v8 4/5] arm64: dts: ti: k3-j784s4-evm: Enable DisplayPort-0 Jayesh Choudhary
2023-08-01 16:40 ` Roger Quadros
2023-08-01 7:00 ` [PATCH v8 5/5] arm64: dts: ti: k3-am69-sk: Add DP and HDMI support Jayesh Choudhary
2023-08-01 16:48 ` Roger Quadros
2023-08-01 16:58 ` Roger Quadros
2023-08-03 5:26 ` Jayesh Choudhary
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=24c8071f-3ec8-c0e5-8a18-7783cf7af092@ti.com \
--to=j-choudhary@ti.com \
--cc=a-bhatia1@ti.com \
--cc=afd@ti.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=r-ravikumar@ti.com \
--cc=robh+dt@kernel.org \
--cc=rogerq@kernel.org \
--cc=s-vadapalli@ti.com \
--cc=sabiya.d@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®