From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: Rob Clark <robdclark@gmail.com>,
Abhinav Kumar <quic_abhinavk@quicinc.com>,
Sean Paul <sean@poorly.run>,
Marijn Suijten <marijn.suijten@somainline.org>,
David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org,
freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 4/4] drm/msm/dsi/phy: Define PHY_CMN_CLK_CFG[01] bitfields and simplify saving
Date: Tue, 4 Feb 2025 16:48:43 +0100 [thread overview]
Message-ID: <30518b66-71c5-43ed-a770-e3ecbfdb1f58@linaro.org> (raw)
In-Reply-To: <dtenajcyhcrejiiadcfmpz3h3cg3l2rkio55625umao6gl3q3k@asy2ecfz37ps>
On 04/02/2025 15:28, Dmitry Baryshkov wrote:
>>>> drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c | 31 ++++++++++++----------
>>>> .../gpu/drm/msm/registers/display/dsi_phy_7nm.xml | 12 +++++++--
>>>> 2 files changed, 27 insertions(+), 16 deletions(-)
>>>>
>>>> diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c
>>>> index 926fd8e3330b2cdfc69d1e0e5d3930abae77b7d8..b61e75a01e1b69f33548ff0adefc5c92980a15d7 100644
>>>> --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c
>>>> +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c
>>>> @@ -67,8 +67,7 @@ struct dsi_pll_config {
>>>>
>>>> struct pll_7nm_cached_state {
>>>> unsigned long vco_rate;
>>>> - u8 bit_clk_div;
>>>> - u8 pix_clk_div;
>>>> + u8 clk_div;
>>>> u8 pll_out_div;
>>>> u8 pll_mux;
>>>> };
>>>> @@ -401,12 +400,12 @@ static void dsi_pll_cmn_clk_cfg1_update(struct dsi_pll_7nm *pll, u32 mask,
>>>>
>>>> static void dsi_pll_disable_global_clk(struct dsi_pll_7nm *pll)
>>>> {
>>>> - dsi_pll_cmn_clk_cfg1_update(pll, BIT(5), 0);
>>>> + dsi_pll_cmn_clk_cfg1_update(pll, DSI_7nm_PHY_CMN_CLK_CFG1_CLK_EN, 0);
>>>> }
>>>>
>>>> static void dsi_pll_enable_global_clk(struct dsi_pll_7nm *pll)
>>>> {
>>>> - u32 cfg_1 = BIT(5) | BIT(4);
>>>> + u32 cfg_1 = DSI_7nm_PHY_CMN_CLK_CFG1_CLK_EN | DSI_7nm_PHY_CMN_CLK_CFG1_CLK_EN_SEL;
>>>>
>>>> writel(0x04, pll->phy->base + REG_DSI_7nm_PHY_CMN_CTRL_3);
>>>> dsi_pll_cmn_clk_cfg1_update(pll, cfg_1, cfg_1);
>>>> @@ -572,15 +571,17 @@ static void dsi_7nm_pll_save_state(struct msm_dsi_phy *phy)
>>>> cached->pll_out_div &= 0x3;
>>>>
>>>> cmn_clk_cfg0 = readl(phy_base + REG_DSI_7nm_PHY_CMN_CLK_CFG0);
>>>> - cached->bit_clk_div = cmn_clk_cfg0 & 0xf;
>>>> - cached->pix_clk_div = (cmn_clk_cfg0 & 0xf0) >> 4;
>>>> + cached->clk_div = cmn_clk_cfg0 & (DSI_7nm_PHY_CMN_CLK_CFG0_DIV_CTRL_3_0__MASK |
>>>> + DSI_7nm_PHY_CMN_CLK_CFG0_DIV_CTRL_7_4__MASK);
>>>
>>> Could you rather store these two fields separately by using FIELD_GET?
>>
>> So make the code again more complicated? OK.
>
> It was already there, bit_clk_div and pix_clk_div.
Yes and I (believe) simplified it. It is subjective, so I don't mind
going back to two fields, as you asked.
Best regards,
Krzysztof
next prev parent reply other threads:[~2025-02-04 15:48 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-03 17:29 [PATCH v2 0/4] drm/msm/dsi/phy: Improvements around concurrent PHY_CMN_CLK_CFG[01] Krzysztof Kozlowski
2025-02-03 17:29 ` [PATCH v2 1/4] drm/msm/dsi/phy: Protect PHY_CMN_CLK_CFG0 updated from driver side Krzysztof Kozlowski
2025-02-03 17:42 ` Dmitry Baryshkov
2025-02-04 9:20 ` Krzysztof Kozlowski
2025-02-04 14:21 ` Dmitry Baryshkov
2025-02-11 0:26 ` Abhinav Kumar
2025-02-03 17:29 ` [PATCH v2 2/4] drm/msm/dsi/phy: Protect PHY_CMN_CLK_CFG1 against clock driver Krzysztof Kozlowski
2025-02-03 17:41 ` Dmitry Baryshkov
2025-02-04 9:21 ` Krzysztof Kozlowski
2025-02-04 14:26 ` Dmitry Baryshkov
2025-02-04 15:46 ` Krzysztof Kozlowski
2025-02-05 2:51 ` Dmitry Baryshkov
2025-02-05 9:34 ` Krzysztof Kozlowski
2025-02-05 11:23 ` Dmitry Baryshkov
2025-02-05 13:42 ` Krzysztof Kozlowski
2025-02-05 14:51 ` Dmitry Baryshkov
2025-02-03 17:29 ` [PATCH v2 3/4] drm/msm/dsi/phy: Do not overwite PHY_CMN_CLK_CFG1 when choosing bitclk source Krzysztof Kozlowski
2025-02-03 17:40 ` Dmitry Baryshkov
2025-02-04 9:22 ` Krzysztof Kozlowski
2025-02-04 14:27 ` Dmitry Baryshkov
2025-02-04 15:47 ` Krzysztof Kozlowski
2025-02-03 17:29 ` [PATCH v2 4/4] drm/msm/dsi/phy: Define PHY_CMN_CLK_CFG[01] bitfields and simplify saving Krzysztof Kozlowski
2025-02-03 17:58 ` Dmitry Baryshkov
2025-02-04 9:24 ` Krzysztof Kozlowski
2025-02-04 14:28 ` Dmitry Baryshkov
2025-02-04 15:48 ` Krzysztof Kozlowski [this message]
2025-02-04 16:06 ` Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=30518b66-71c5-43ed-a770-e3ecbfdb1f58@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=airlied@gmail.com \
--cc=dmitry.baryshkov@linaro.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marijn.suijten@somainline.org \
--cc=quic_abhinavk@quicinc.com \
--cc=robdclark@gmail.com \
--cc=sean@poorly.run \
--cc=simona@ffwll.ch \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®