mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Julien Thierry <julien.thierry@arm.com>
To: Suzuki K Poulose <suzuki.poulose@arm.com>,
	linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
	joel@joelfernandes.org, marc.zyngier@arm.com,
	christoffer.dall@arm.com, james.morse@arm.com,
	catalin.marinas@arm.com, will.deacon@arm.com,
	mark.rutland@arm.com
Subject: Re: [PATCH v8 15/26] arm64: alternative: Apply alternatives early in boot process
Date: Tue, 8 Jan 2019 15:20:09 +0000	[thread overview]
Message-ID: <31a93d8b-9036-aef7-1b96-4de910a8d10b@arm.com> (raw)
In-Reply-To: <cec17e88-d199-abb4-4919-deff7182a26f@arm.com>

Hi Suzuki,

On 08/01/2019 14:51, Suzuki K Poulose wrote:
> Hi Julien,
> 
> On 08/01/2019 14:07, Julien Thierry wrote:
>> From: Daniel Thompson <daniel.thompson@linaro.org>
>>
>> Currently alternatives are applied very late in the boot process (and
>> a long time after we enable scheduling). Some alternative sequences,
>> such as those that alter the way CPU context is stored, must be applied
>> much earlier in the boot sequence.
>>
>> Introduce apply_boot_alternatives() to allow some alternatives to be
>> applied immediately after we detect the CPU features of the boot CPU.
>>
>> Signed-off-by: Daniel Thompson <daniel.thompson@linaro.org>
>> [julien.thierry@arm.com: rename to fit new cpufeature framework better,
>>              apply BOOT_SCOPE feature early in boot]
>> Signed-off-by: Julien Thierry <julien.thierry@arm.com>
>> Cc: Catalin Marinas <catalin.marinas@arm.com>
>> Cc: Will Deacon <will.deacon@arm.com>
>> Cc: Christoffer Dall <christoffer.dall@arm.com>
>> Cc: Suzuki K Poulose <suzuki.poulose@arm.com>
>> ---
>>   arch/arm64/include/asm/alternative.h |  1 +
>>   arch/arm64/include/asm/cpufeature.h  |  4 ++++
>>   arch/arm64/kernel/alternative.c      | 43
>> +++++++++++++++++++++++++++++++-----
>>   arch/arm64/kernel/cpufeature.c       |  6 +++++
>>   arch/arm64/kernel/smp.c              |  7 ++++++
>>   5 files changed, 56 insertions(+), 5 deletions(-)
>>
>> diff --git a/arch/arm64/include/asm/alternative.h
>> b/arch/arm64/include/asm/alternative.h
>> index 9806a23..b9f8d78 100644
>> --- a/arch/arm64/include/asm/alternative.h
>> +++ b/arch/arm64/include/asm/alternative.h
>> @@ -25,6 +25,7 @@ struct alt_instr {
>>   typedef void (*alternative_cb_t)(struct alt_instr *alt,
>>                    __le32 *origptr, __le32 *updptr, int nr_inst);
>>   +void __init apply_boot_alternatives(void);
>>   void __init apply_alternatives_all(void);
>>   bool alternative_is_applied(u16 cpufeature);
>>   diff --git a/arch/arm64/include/asm/cpufeature.h
>> b/arch/arm64/include/asm/cpufeature.h
>> index 89c3f31..e505e1f 100644
>> --- a/arch/arm64/include/asm/cpufeature.h
>> +++ b/arch/arm64/include/asm/cpufeature.h
>> @@ -391,6 +391,10 @@ static inline int cpucap_default_scope(const
>> struct arm64_cpu_capabilities *cap)
>>   extern struct static_key_false cpu_hwcap_keys[ARM64_NCAPS];
>>   extern struct static_key_false arm64_const_caps_ready;
>>   +/* ARM64 CAPS + alternative_cb */
>> +#define ARM64_NPATCHABLE (ARM64_NCAPS + 1)
>> +extern DECLARE_BITMAP(boot_capabilities, ARM64_NPATCHABLE);
>> +
>>   #define for_each_available_cap(cap)        \
>>       for_each_set_bit(cap, cpu_hwcaps, ARM64_NCAPS)
>>   diff --git a/arch/arm64/kernel/alternative.c
>> b/arch/arm64/kernel/alternative.c
>> index c947d22..a9b4677 100644
>> --- a/arch/arm64/kernel/alternative.c
>> +++ b/arch/arm64/kernel/alternative.c
>> @@ -155,7 +155,8 @@ static void clean_dcache_range_nopatch(u64 start,
>> u64 end)
>>       } while (cur += d_size, cur < end);
>>   }
>>   -static void __apply_alternatives(void *alt_region, bool is_module)
>> +static void __apply_alternatives(void *alt_region,  bool is_module,
>> +                 unsigned long *feature_mask)
>>   {
>>       struct alt_instr *alt;
>>       struct alt_region *region = alt_region;
>> @@ -165,6 +166,9 @@ static void __apply_alternatives(void *alt_region,
>> bool is_module)
>>       for (alt = region->begin; alt < region->end; alt++) {
>>           int nr_inst;
>>   +        if (!test_bit(alt->cpufeature, feature_mask))
>> +            continue;
>> +
>>           /* Use ARM64_CB_PATCH as an unconditional patch */
>>           if (alt->cpufeature < ARM64_CB_PATCH &&
>>               !cpus_have_cap(alt->cpufeature))
>> @@ -203,8 +207,11 @@ static void __apply_alternatives(void
>> *alt_region, bool is_module)
>>           __flush_icache_all();
>>           isb();
>>   -        /* We applied all that was available */
>> -        bitmap_copy(applied_alternatives, cpu_hwcaps, ARM64_NCAPS);
>> +        /* Ignore ARM64_CB bit from feature mask */
>> +        bitmap_or(applied_alternatives, applied_alternatives,
>> +              feature_mask, ARM64_NCAPS);
>> +        bitmap_and(applied_alternatives, applied_alternatives,
>> +               cpu_hwcaps, ARM64_NCAPS);
>>       }
>>   }
>>   @@ -225,8 +232,13 @@ static int __apply_alternatives_multi_stop(void
>> *unused)
>>               cpu_relax();
>>           isb();
>>       } else {
>> +        DECLARE_BITMAP(remaining_capabilities, ARM64_NPATCHABLE);
>> +
>> +        bitmap_complement(remaining_capabilities, boot_capabilities,
>> +                  ARM64_NPATCHABLE);
>> +
>>           BUG_ON(all_alternatives_applied);
>> -        __apply_alternatives(&region, false);
>> +        __apply_alternatives(&region, false, remaining_capabilities);
>>           /* Barriers provided by the cache flushing */
>>           WRITE_ONCE(all_alternatives_applied, 1);
>>       }
>> @@ -240,6 +252,24 @@ void __init apply_alternatives_all(void)
>>       stop_machine(__apply_alternatives_multi_stop, NULL,
>> cpu_online_mask);
>>   }
>>   +/*
>> + * This is called very early in the boot process (directly after we run
>> + * a feature detect on the boot CPU). No need to worry about other CPUs
>> + * here.
>> + */
>> +void __init apply_boot_alternatives(void)
>> +{
>> +    struct alt_region region = {
>> +        .begin    = (struct alt_instr *)__alt_instructions,
>> +        .end    = (struct alt_instr *)__alt_instructions_end,
>> +    };
>> +
>> +    /* If called on non-boot cpu things could go wrong */
>> +    WARN_ON(smp_processor_id() != 0);
>> +
>> +    __apply_alternatives(&region, false, &boot_capabilities[0]);
>> +}
>> +
>>   #ifdef CONFIG_MODULES
>>   void apply_alternatives_module(void *start, size_t length)
>>   {
>> @@ -247,7 +277,10 @@ void apply_alternatives_module(void *start,
>> size_t length)
>>           .begin    = start,
>>           .end    = start + length,
>>       };
>> +    DECLARE_BITMAP(all_capabilities, ARM64_NPATCHABLE);
>> +
>> +    bitmap_fill(all_capabilities, ARM64_NPATCHABLE);
>>   -    __apply_alternatives(&region, true);
>> +    __apply_alternatives(&region, true, &all_capabilities[0]);
>>   }
>>   #endif
>> diff --git a/arch/arm64/kernel/cpufeature.c
>> b/arch/arm64/kernel/cpufeature.c
>> index 84fa5be..71c8d4f 100644
>> --- a/arch/arm64/kernel/cpufeature.c
>> +++ b/arch/arm64/kernel/cpufeature.c
>> @@ -54,6 +54,9 @@
>>   EXPORT_SYMBOL(cpu_hwcaps);
>>   static struct arm64_cpu_capabilities const __ro_after_init
>> *cpu_hwcaps_ptrs[ARM64_NCAPS];
>>   +/* Need also bit for ARM64_CB_PATCH */
>> +DECLARE_BITMAP(boot_capabilities, ARM64_NPATCHABLE);
>> +
>>   /*
>>    * Flag to indicate if we have computed the system wide
>>    * capabilities based on the boot time active CPUs. This
>> @@ -1672,6 +1675,9 @@ static void update_cpu_capabilities(u16 scope_mask)
>>           if (caps->desc)
>>               pr_info("detected: %s\n", caps->desc);
>>           cpus_set_cap(caps->capability);
>> +
>> +        if (caps->type & SCOPE_BOOT_CPU)
> 
> You may want to do :
>         if (scope_mask & SCOPE_BOOT_CPU)
> 
> for a tighter check to ensure this doesn't update the boot_capabilities
> after we have applied the boot_scope alternatives and miss applying the
> alternatives for those, should someone add a multi-scope (i.e
> SCOPE_BOOT_CPU and
> something else) capability (even by mistake).
> 

But a multi-scope capability containing SCOPE_BOOT_CPU should already
get updated for setup_boot_cpu_capabilities. Capabilities marked with
SCOPE_BOOT_CPU need to be enabled on the boot CPU or not at all.

Shouldn't the call to caps->matches() fail for a boot feature that was
not found on the boot cpu?

Also, you made the opposite suggestion 4 version ago with a more
worrying scenario :) :
https://lkml.org/lkml/2018/5/25/208

Otherwise, if my assumption above is wrong, it means the check should
probably be:
	if (caps->type & SCOPE_BOOT_CPU && scope_mask & SCOPE_BOOT_CPU)

But my current understanding is that we don't need that.

> With that:
> 
> Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>

Let me know if I can keep your tag or if I indeed need to change the
condition.

Thanks,

-- 
Julien Thierry

  reply	other threads:[~2019-01-08 15:20 UTC|newest]

Thread overview: 57+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-01-08 14:07 [PATCH v8 00/26] arm64: provide pseudo NMI with GICv3 Julien Thierry
2019-01-08 14:07 ` [PATCH v8 01/26] arm64: Fix HCR.TGE status for NMI contexts Julien Thierry
2019-01-14 15:56   ` Catalin Marinas
2019-01-14 16:12     ` Julien Thierry
2019-01-14 17:25       ` James Morse
2019-01-28  9:16   ` Marc Zyngier
2019-01-08 14:07 ` [PATCH v8 02/26] arm64: Remove unused daif related functions/macros Julien Thierry
2019-01-08 14:07 ` [PATCH v8 03/26] arm64: cpufeature: Set SYSREG_GIC_CPUIF as a boot system feature Julien Thierry
2019-01-08 14:07 ` [PATCH v8 04/26] arm64: cpufeature: Add cpufeature for IRQ priority masking Julien Thierry
2019-01-08 14:07 ` [PATCH v8 05/26] arm/arm64: gic-v3: Add PMR and RPR accessors Julien Thierry
2019-01-08 14:07 ` [PATCH v8 06/26] irqchip/gic-v3: Switch to PMR masking before calling IRQ handler Julien Thierry
2019-01-08 14:07 ` [PATCH v8 07/26] arm64: ptrace: Provide definitions for PMR values Julien Thierry
2019-01-14 16:12   ` Catalin Marinas
2019-01-08 14:07 ` [PATCH v8 08/26] arm64: Make PMR part of task context Julien Thierry
2019-01-18 16:10   ` Catalin Marinas
2019-01-08 14:07 ` [PATCH v8 09/26] arm64: Unmask PMR before going idle Julien Thierry
2019-01-18 16:23   ` Catalin Marinas
2019-01-18 17:17     ` Julien Thierry
2019-01-08 14:07 ` [PATCH v8 10/26] arm64: kvm: Unmask PMR before entering guest Julien Thierry
2019-01-18 16:25   ` Catalin Marinas
2019-01-08 14:07 ` [PATCH v8 11/26] efi: Let architectures decide the flags that should be saved/restored Julien Thierry
2019-01-18 16:26   ` Catalin Marinas
2019-01-08 14:07 ` [PATCH v8 12/26] arm64: irqflags: Use ICC_PMR_EL1 for interrupt masking Julien Thierry
2019-01-08 15:40   ` Dave Martin
2019-01-08 15:51     ` Marc Zyngier
2019-01-08 16:45       ` Dave Martin
2019-01-08 17:16         ` Marc Zyngier
2019-01-08 18:01           ` Dave Martin
2019-01-08 17:58         ` Julien Thierry
2019-01-08 18:37           ` Dave Martin
2019-01-18 16:09   ` Catalin Marinas
2019-01-18 16:57     ` Julien Thierry
2019-01-18 17:30       ` Catalin Marinas
2019-01-18 17:33         ` Catalin Marinas
2019-01-21  8:45           ` Julien Thierry
2019-01-18 16:35   ` Dave Martin
2019-01-18 17:27     ` Julien Thierry
2019-01-18 18:23       ` Dave Martin
2019-01-08 14:07 ` [PATCH v8 13/26] arm64: daifflags: Include PMR in daifflags restore operations Julien Thierry
2019-01-18 16:43   ` Catalin Marinas
2019-01-08 14:07 ` [PATCH v8 14/26] arm64: alternative: Allow alternative status checking per cpufeature Julien Thierry
2019-01-08 14:07 ` [PATCH v8 15/26] arm64: alternative: Apply alternatives early in boot process Julien Thierry
2019-01-08 14:51   ` Suzuki K Poulose
2019-01-08 15:20     ` Julien Thierry [this message]
2019-01-08 17:40       ` Suzuki K Poulose
2019-01-10 10:50         ` Julien Thierry
2019-01-08 14:07 ` [PATCH v8 16/26] irqchip/gic-v3: Factor group0 detection into functions Julien Thierry
2019-01-08 14:07 ` [PATCH v8 17/26] arm64: Switch to PMR masking when starting CPUs Julien Thierry
2019-01-08 14:07 ` [PATCH v8 18/26] arm64: gic-v3: Implement arch support for priority masking Julien Thierry
2019-01-08 14:07 ` [PATCH v8 19/26] irqchip/gic-v3: Detect if GIC can support pseudo-NMIs Julien Thierry
2019-01-08 14:07 ` [PATCH v8 20/26] irqchip/gic-v3: Handle pseudo-NMIs Julien Thierry
2019-01-08 14:07 ` [PATCH v8 21/26] irqchip/gic: Add functions to access irq priorities Julien Thierry
2019-01-08 14:07 ` [PATCH v8 22/26] irqchip/gic-v3: Allow interrupts to be set as pseudo-NMI Julien Thierry
2019-01-08 14:07 ` [PATCH v8 23/26] arm64: Handle serror in NMI context Julien Thierry
2019-01-08 14:07 ` [PATCH v8 24/26] arm64: Skip preemption when exiting an NMI Julien Thierry
2019-01-08 14:07 ` [PATCH v8 25/26] arm64: Skip irqflags tracing for NMI in IRQs disabled context Julien Thierry
2019-01-08 14:07 ` [PATCH v8 26/26] arm64: Enable the support of pseudo-NMIs Julien Thierry

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=31a93d8b-9036-aef7-1b96-4de910a8d10b@arm.com \
    --to=julien.thierry@arm.com \
    --cc=catalin.marinas@arm.com \
    --cc=christoffer.dall@arm.com \
    --cc=daniel.thompson@linaro.org \
    --cc=james.morse@arm.com \
    --cc=joel@joelfernandes.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=marc.zyngier@arm.com \
    --cc=mark.rutland@arm.com \
    --cc=suzuki.poulose@arm.com \
    --cc=will.deacon@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®