From: Ben Horgan <ben.horgan@arm.com>
To: Gavin Shan <gshan@redhat.com>, james.morse@arm.com
Cc: amitsinght@marvell.com, baisheng.gao@unisoc.com,
baolin.wang@linux.alibaba.com, bobo.shaobowang@huawei.com,
carl@os.amperecomputing.com, catalin.marinas@arm.com,
dakr@kernel.org, dave.martin@arm.com, david@redhat.com,
dfustini@baylibre.com, fenghuay@nvidia.com,
gregkh@linuxfoundation.org, guohanjun@huawei.com,
jeremy.linton@arm.com, jonathan.cameron@huawei.com,
kobak@nvidia.com, lcherian@marvell.com, lenb@kernel.org,
linux-acpi@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, lpieralisi@kernel.org,
peternewman@google.com, quic_jiles@quicinc.com,
rafael@kernel.org, robh@kernel.org, rohit.mathew@arm.com,
scott@os.amperecomputing.com, sdonthineni@nvidia.com,
sudeep.holla@arm.com, tan.shaopeng@fujitsu.com, will@kernel.org,
xhao@linux.alibaba.com,
Shaopeng Tan <tan.shaopeng@jp.fujitsu.com>
Subject: Re: [PATCH 26/33] arm_mpam: Add mpam_msmon_read() to read monitor value
Date: Fri, 14 Nov 2025 10:07:35 +0000 [thread overview]
Message-ID: <38f65035-159d-47d9-b88a-15d79552d8ae@arm.com> (raw)
In-Reply-To: <61680de1-6732-48a6-a871-9cc9f17f6759@redhat.com>
Hi Gavin,
On 11/9/25 23:13, Gavin Shan wrote:
> Hi Ben,
>
> On 11/7/25 10:34 PM, Ben Horgan wrote:
>> From: James Morse <james.morse@arm.com>
>>
>> Reading a monitor involves configuring what you want to monitor, and
>> reading the value. Components made up of multiple MSC may need values
>> from each MSC. MSCs may take time to configure, returning 'not ready'.
>> The maximum 'not ready' time should have been provided by firmware.
>>
>> Add mpam_msmon_read() to hide all this. If (one of) the MSC returns
>> not ready, then wait the full timeout value before trying again.
>>
>> CC: Shanker Donthineni <sdonthineni@nvidia.com>
>> Cc: Shaopeng Tan (Fujitsu) <tan.shaopeng@fujitsu.com>
>> Reviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>
>> Tested-by: Shaopeng Tan <tan.shaopeng@jp.fujitsu.com>
>> Tested-by: Peter Newman <peternewman@google.com>
>> Signed-off-by: James Morse <james.morse@arm.com>
>> Signed-off-by: Ben Horgan <ben.horgan@arm.com>
>> ---
>> Changes since v3:
>> Add tag - thanks
>> Bring config_mismatch into this commit (Jonathan)
>> whitespace
>> ---
>> drivers/resctrl/mpam_devices.c | 237 ++++++++++++++++++++++++++++++++
>> drivers/resctrl/mpam_internal.h | 19 +++
>> 2 files changed, 256 insertions(+)
>>
>
> With below minor comments addressed:
>
> Reviewed-by: Gavin Shan <gshan@redhat.com>
Thanks!
>
>> diff --git a/drivers/resctrl/mpam_devices.c b/drivers/resctrl/
>> mpam_devices.c
>> index f51ffb1400db..86abbac5e1ad 100644
>> --- a/drivers/resctrl/mpam_devices.c
>> +++ b/drivers/resctrl/mpam_devices.c
>> @@ -886,6 +886,243 @@ static int mpam_msc_hw_probe(struct mpam_msc *msc)
>> return 0;
>> }
>> +struct mon_read {
>> + struct mpam_msc_ris *ris;
>> + struct mon_cfg *ctx;
>> + enum mpam_device_features type;
>> + u64 *val;
>> + int err;
>> +};
>> +
>> +static void gen_msmon_ctl_flt_vals(struct mon_read *m, u32 *ctl_val,
>> + u32 *flt_val)
>> +{
>> + struct mon_cfg *ctx = m->ctx;
>> +
>> + /*
>> + * For CSU counters its implementation-defined what happens when not
>> + * filtering by partid.
>> + */
>> + *ctl_val = MSMON_CFG_x_CTL_MATCH_PARTID;
>> +
>> + *flt_val = FIELD_PREP(MSMON_CFG_x_FLT_PARTID, ctx->partid);
>> +
>> + if (m->ctx->match_pmg) {
>> + *ctl_val |= MSMON_CFG_x_CTL_MATCH_PMG;
>> + *flt_val |= FIELD_PREP(MSMON_CFG_x_FLT_PMG, ctx->pmg);
>> + }
>> +
>> + switch (m->type) {
>> + case mpam_feat_msmon_csu:
>> + *ctl_val |= MSMON_CFG_CSU_CTL_TYPE_CSU;
>> +
>> + if (mpam_has_feature(mpam_feat_msmon_csu_xcl, &m->ris->props))
>> + *flt_val |= FIELD_PREP(MSMON_CFG_CSU_FLT_XCL,
>> + ctx->csu_exclude_clean);
>
> {} missed here.
Changed to one line.
>
>> +
>> + break;
>> + case mpam_feat_msmon_mbwu:
>> + *ctl_val |= MSMON_CFG_MBWU_CTL_TYPE_MBWU;
>> +
>> + if (mpam_has_feature(mpam_feat_msmon_mbwu_rwbw, &m->ris->props))
>> + *flt_val |= FIELD_PREP(MSMON_CFG_MBWU_FLT_RWBW, ctx->opts);
>> +
>> + break;
>> + default:
>> + return;
>
> s/return/break
>
> We may add a error message here:
>
> pr_warn("Unsupported feature %d\n", m->type);
>
Using pr_warn("Unexpected monitor type %d\n", m->type);
>
>> + }
>> +}
>> +
>> +static void read_msmon_ctl_flt_vals(struct mon_read *m, u32 *ctl_val,
>> + u32 *flt_val)
>> +{
>> + struct mpam_msc *msc = m->ris->vmsc->msc;
>> +
>> + switch (m->type) {
>> + case mpam_feat_msmon_csu:
>> + *ctl_val = mpam_read_monsel_reg(msc, CFG_CSU_CTL);
>> + *flt_val = mpam_read_monsel_reg(msc, CFG_CSU_FLT);
>> + return;
>> + case mpam_feat_msmon_mbwu:
>> + *ctl_val = mpam_read_monsel_reg(msc, CFG_MBWU_CTL);
>> + *flt_val = mpam_read_monsel_reg(msc, CFG_MBWU_FLT);
>> + return;
>> + default:
>> + return;
>> + }
>> +}
>
> s/return/break for all cases, and maybe a warning message for the
> default case.
Done
>
>> +
>> +/* Remove values set by the hardware to prevent apparent mismatches. */
>> +static void clean_msmon_ctl_val(u32 *cur_ctl)
>> +{
>> + *cur_ctl &= ~MSMON_CFG_x_CTL_OFLOW_STATUS;
>> +}
>> +
>
> May be worthy be to a inline function.
Done
>
>> +static void write_msmon_ctl_flt_vals(struct mon_read *m, u32 ctl_val,
>> + u32 flt_val)
>> +{
>> + struct mpam_msc *msc = m->ris->vmsc->msc;
>> +
>> + /*
>> + * Write the ctl_val with the enable bit cleared, reset the counter,
>> + * then enable counter.
>> + */
>> + switch (m->type) {
>> + case mpam_feat_msmon_csu:
>> + mpam_write_monsel_reg(msc, CFG_CSU_FLT, flt_val);
>> + mpam_write_monsel_reg(msc, CFG_CSU_CTL, ctl_val);
>> + mpam_write_monsel_reg(msc, CSU, 0);
>> + mpam_write_monsel_reg(msc, CFG_CSU_CTL, ctl_val |
>> MSMON_CFG_x_CTL_EN);
>> + break;
>> + case mpam_feat_msmon_mbwu:
>> + mpam_write_monsel_reg(msc, CFG_MBWU_FLT, flt_val);
>> + mpam_write_monsel_reg(msc, CFG_MBWU_CTL, ctl_val);
>> + mpam_write_monsel_reg(msc, CFG_MBWU_CTL, ctl_val |
>> MSMON_CFG_x_CTL_EN);
>> + /* Counting monitors require NRDY to be reset by software */
>> + mpam_write_monsel_reg(msc, MBWU, 0);
>> + break;
>> + default:
>> + return;
>
> s/return/break, and maybe a warning message for the default case.
Done. Using the same warning as above.
>
>> + }
>> +}
>> +
>> +static void __ris_msmon_read(void *arg)
>> +{
>> + u64 now;
>> + bool nrdy = false;
>> + bool config_mismatch;
>> + struct mon_read *m = arg;
>> + struct mon_cfg *ctx = m->ctx;
>> + struct mpam_msc_ris *ris = m->ris;
>> + struct mpam_props *rprops = &ris->props;
>> + struct mpam_msc *msc = m->ris->vmsc->msc;
>> + u32 mon_sel, ctl_val, flt_val, cur_ctl, cur_flt;
>> +
>> + if (!mpam_mon_sel_lock(msc)) {
>> + m->err = -EIO;
>> + return;
>> + }
>> + mon_sel = FIELD_PREP(MSMON_CFG_MON_SEL_MON_SEL, ctx->mon) |
>> + FIELD_PREP(MSMON_CFG_MON_SEL_RIS, ris->ris_idx);
>> + mpam_write_monsel_reg(msc, CFG_MON_SEL, mon_sel);
>> +
>> + /*
>> + * Read the existing configuration to avoid re-writing the same
>> values.
>> + * This saves waiting for 'nrdy' on subsequent reads.
>> + */
>> + read_msmon_ctl_flt_vals(m, &cur_ctl, &cur_flt);
>> + clean_msmon_ctl_val(&cur_ctl);
>> + gen_msmon_ctl_flt_vals(m, &ctl_val, &flt_val);
>> + config_mismatch = cur_flt != flt_val ||
>> + cur_ctl != (ctl_val | MSMON_CFG_x_CTL_EN);
>> +
>> + if (config_mismatch)
>> + write_msmon_ctl_flt_vals(m, ctl_val, flt_val);
>> +
>> + switch (m->type) {
>> + case mpam_feat_msmon_csu:
>> + now = mpam_read_monsel_reg(msc, CSU);
>> + if (mpam_has_feature(mpam_feat_msmon_csu_hw_nrdy, rprops))
>> + nrdy = now & MSMON___NRDY;
>> + break;
>> + case mpam_feat_msmon_mbwu:
>> + now = mpam_read_monsel_reg(msc, MBWU);
>> + if (mpam_has_feature(mpam_feat_msmon_mbwu_hw_nrdy, rprops))
>> + nrdy = now & MSMON___NRDY;
>> + break;
>> + default:
>> + m->err = -EINVAL;
>> + break;
>
> This 'break' can be droped.
Done
>
>> + }
>> + mpam_mon_sel_unlock(msc);
>> +
>> + if (nrdy) {
>> + m->err = -EBUSY;
>> + return;
>> + }
>> +
>> + now = FIELD_GET(MSMON___VALUE, now);
>> + *m->val += now;
>> +}
>> +
>> +static int _msmon_read(struct mpam_component *comp, struct mon_read
>> *arg)
>> +{
>> + int err, any_err = 0;
>> + struct mpam_vmsc *vmsc;
>> +
>> + guard(srcu)(&mpam_srcu);
>> + list_for_each_entry_srcu(vmsc, &comp->vmsc, comp_list,
>> + srcu_read_lock_held(&mpam_srcu)) {
>> + struct mpam_msc *msc = vmsc->msc;
>> + struct mpam_msc_ris *ris;
>> +
>> + list_for_each_entry_srcu(ris, &vmsc->ris, vmsc_list,
>> + srcu_read_lock_held(&mpam_srcu)) {
>> + arg->ris = ris;
>> +
>> + err = smp_call_function_any(&msc->accessibility,
>> + __ris_msmon_read, arg,
>> + true);
>> + if (!err && arg->err)
>> + err = arg->err;
>> +
>> + /*
>> + * Save one error to be returned to the caller, but
>> + * keep reading counters so that get reprogrammed. On
>> + * platforms with NRDY this lets us wait once.
>> + */
>> + if (err)
>> + any_err = err;
>> + }
>> + }
>> +
>> + return any_err;
>> +}
>> +
>> +int mpam_msmon_read(struct mpam_component *comp, struct mon_cfg *ctx,
>> + enum mpam_device_features type, u64 *val)
>> +{
>> + int err;
>> + struct mon_read arg;
>> + u64 wait_jiffies = 0;
>> + struct mpam_props *cprops = &comp->class->props;
>> +
>> + might_sleep();
>> +
>> + if (!mpam_is_enabled())
>> + return -EIO;
>> +
>> + if (!mpam_has_feature(type, cprops))
>> + return -EOPNOTSUPP;
>> +
>> + arg = (struct mon_read) {
>> + .ctx = ctx,
>> + .type = type,
>> + .val = val,
>> + };
>> + *val = 0;
>> +
>> + err = _msmon_read(comp, &arg);
>> + if (err == -EBUSY && comp->class->nrdy_usec)
>> + wait_jiffies = usecs_to_jiffies(comp->class->nrdy_usec);
>> +
>> + while (wait_jiffies)
>> + wait_jiffies = schedule_timeout_uninterruptible(wait_jiffies);
>> +
>> + if (err == -EBUSY) {
>> + arg = (struct mon_read) {
>> + .ctx = ctx,
>> + .type = type,
>> + .val = val,
>> + };
>> + *val = 0;
>> +
>> + err = _msmon_read(comp, &arg);
>> + }
>> +
>> + return err;
>> +}
>> +
>> static void mpam_reset_msc_bitmap(struct mpam_msc *msc, u16 reg, u16
>> wd)
>> {
>> u32 num_words, msb;
>> diff --git a/drivers/resctrl/mpam_internal.h b/drivers/resctrl/
>> mpam_internal.h
>> index e59c0f4d9ada..d8f8e29987e0 100644
>> --- a/drivers/resctrl/mpam_internal.h
>> +++ b/drivers/resctrl/mpam_internal.h
>> @@ -184,6 +184,22 @@ struct mpam_props {
>> #define mpam_set_feature(_feat, x) set_bit(_feat, (x)->features)
>> #define mpam_clear_feature(_feat, x) clear_bit(_feat, (x)->features)
>> +/* The values for MSMON_CFG_MBWU_FLT.RWBW */
>> +enum mon_filter_options {
>> + COUNT_BOTH = 0,
>> + COUNT_WRITE = 1,
>> + COUNT_READ = 2,
>> +};
>> +
>> +struct mon_cfg {
>> + u16 mon;
>> + u8 pmg;
>> + bool match_pmg;
>> + bool csu_exclude_clean;
>> + u32 partid;
>> + enum mon_filter_options opts;
>> +};
>> +
>> struct mpam_class {
>> /* mpam_components in this class */
>> struct list_head components;
>> @@ -327,6 +343,9 @@ void mpam_disable(struct work_struct *work);
>> int mpam_apply_config(struct mpam_component *comp, u16 partid,
>> struct mpam_config *cfg);
>> +int mpam_msmon_read(struct mpam_component *comp, struct mon_cfg *ctx,
>> + enum mpam_device_features, u64 *val);
>> +
>> int mpam_get_cpumask_from_cache_id(unsigned long cache_id, u32
>> cache_level,
>> cpumask_t *affinity);
>>
> Thanks,
> Gavin
>
Thanks,
Ben
next prev parent reply other threads:[~2025-11-14 10:07 UTC|newest]
Thread overview: 147+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-07 12:34 [PATCH 00/33] arm_mpam: Add basic mpam driver Ben Horgan
2025-11-07 12:34 ` [PATCH 01/33] ACPI / PPTT: Add a helper to fill a cpumask from a processor container Ben Horgan
2025-11-08 4:31 ` Gavin Shan
2025-11-12 10:14 ` Ben Horgan
2025-11-12 5:45 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 02/33] ACPI / PPTT: Stop acpi_count_levels() expecting callers to clear levels Ben Horgan
2025-11-11 7:34 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 03/33] ACPI / PPTT: Add acpi_pptt_cache_v1_full to use pptt cache as one structure Ben Horgan
2025-11-08 4:54 ` Gavin Shan
2025-11-10 15:51 ` Ben Horgan
2025-11-10 15:46 ` Jonathan Cameron
2025-11-10 16:28 ` Ben Horgan
2025-11-10 17:00 ` Jeremy Linton
2025-11-11 16:48 ` Ben Horgan
2025-11-12 20:22 ` Fenghua Yu
2025-11-07 12:34 ` [PATCH 04/33] ACPI / PPTT: Find cache level by cache-id Ben Horgan
2025-11-08 5:11 ` Gavin Shan
2025-11-10 16:02 ` Jonathan Cameron
2025-11-11 17:02 ` Ben Horgan
2025-11-12 20:23 ` Fenghua Yu
2025-11-07 12:34 ` [PATCH 05/33] ACPI / PPTT: Add a helper to fill a cpumask from a cache_id Ben Horgan
2025-11-08 5:10 ` Gavin Shan
2025-11-10 16:04 ` Jonathan Cameron
2025-11-12 20:26 ` Fenghua Yu
2025-11-07 12:34 ` [PATCH 06/33] arm64: kconfig: Add Kconfig entry for MPAM Ben Horgan
2025-11-07 12:34 ` [PATCH 07/33] platform: Define platform_device_put cleanup handler Ben Horgan
2025-11-10 1:03 ` Gavin Shan
2025-11-10 16:07 ` Jonathan Cameron
2025-11-12 20:32 ` Fenghua Yu
2025-11-07 12:34 ` [PATCH 08/33] ACPI: Define acpi_put_table cleanup handler and acpi_get_table_ret() helper Ben Horgan
2025-11-10 1:03 ` Gavin Shan
2025-11-10 16:11 ` Jonathan Cameron
2025-11-12 7:02 ` Shaopeng Tan (Fujitsu)
2025-11-12 20:39 ` Fenghua Yu
2025-11-07 12:34 ` [PATCH 09/33] ACPI / MPAM: Parse the MPAM table Ben Horgan
2025-11-08 8:54 ` Gavin Shan
2025-11-10 16:27 ` Jonathan Cameron
2025-11-12 14:45 ` Ben Horgan
2025-11-10 16:23 ` Jonathan Cameron
2025-11-12 7:01 ` Shaopeng Tan (Fujitsu)
2025-11-12 14:55 ` Ben Horgan
2025-11-13 2:16 ` Fenghua Yu
2025-11-13 12:09 ` Ben Horgan
2025-11-13 2:33 ` Fenghua Yu
2025-11-13 14:24 ` Ben Horgan
2025-11-07 12:34 ` [PATCH 10/33] arm_mpam: Add probe/remove for mpam msc driver and kbuild boiler plate Ben Horgan
2025-11-08 9:28 ` Gavin Shan
2025-11-10 16:44 ` Jonathan Cameron
2025-11-12 15:32 ` Ben Horgan
2025-11-10 16:58 ` Jonathan Cameron
2025-11-12 16:05 ` Ben Horgan
2025-11-12 7:22 ` Shaopeng Tan (Fujitsu)
2025-11-12 15:37 ` Ben Horgan
2025-11-13 2:46 ` Fenghua Yu
2025-11-07 12:34 ` [PATCH 11/33] arm_mpam: Add the class and component structures for firmware described ris Ben Horgan
2025-11-09 0:07 ` Gavin Shan
2025-11-12 16:39 ` Ben Horgan
2025-11-12 16:48 ` Ben Horgan
2025-11-10 17:10 ` Jonathan Cameron
2025-11-12 17:21 ` Ben Horgan
2025-11-12 7:29 ` Shaopeng Tan (Fujitsu)
2025-11-13 3:23 ` Fenghua Yu
2025-11-13 16:39 ` Ben Horgan
2025-11-07 12:34 ` [PATCH 12/33] arm_mpam: Add MPAM MSC register layout definitions Ben Horgan
2025-11-09 0:25 ` Gavin Shan
2025-11-07 12:34 ` [PATCH 13/33] arm_mpam: Add cpuhp callbacks to probe MSC hardware Ben Horgan
2025-11-07 12:34 ` [PATCH 14/33] arm_mpam: Probe hardware to find the supported partid/pmg values Ben Horgan
2025-11-09 0:43 ` Gavin Shan
2025-11-10 23:26 ` Gavin Shan
2025-11-11 9:30 ` Ben Horgan
2025-11-12 7:57 ` Shaopeng Tan (Fujitsu)
2025-11-13 3:50 ` Fenghua Yu
2025-11-13 16:43 ` Ben Horgan
2025-11-07 12:34 ` [PATCH 15/33] arm_mpam: Add helpers for managing the locking around the mon_sel registers Ben Horgan
2025-11-09 0:49 ` Gavin Shan
2025-11-12 8:03 ` Shaopeng Tan (Fujitsu)
2025-11-13 3:52 ` Fenghua Yu
2025-11-07 12:34 ` [PATCH 16/33] arm_mpam: Probe the hardware features resctrl supports Ben Horgan
2025-11-09 21:55 ` Gavin Shan
2025-11-12 8:17 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 17/33] arm_mpam: Merge supported features during mpam_enable() into mpam_class Ben Horgan
2025-11-09 21:59 ` Gavin Shan
2025-11-12 8:24 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 18/33] arm_mpam: Reset MSC controls from cpuhp callbacks Ben Horgan
2025-11-09 22:11 ` Gavin Shan
2025-11-07 12:34 ` [PATCH 19/33] arm_mpam: Add a helper to touch an MSC from any CPU Ben Horgan
2025-11-09 22:13 ` Gavin Shan
2025-11-14 2:47 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 20/33] arm_mpam: Extend reset logic to allow devices to be reset any time Ben Horgan
2025-11-09 22:16 ` Gavin Shan
2025-11-13 20:24 ` Fenghua Yu
2025-11-14 2:52 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 21/33] arm_mpam: Register and enable IRQs Ben Horgan
2025-11-09 22:18 ` Gavin Shan
2025-11-07 12:34 ` [PATCH 22/33] arm_mpam: Use a static key to indicate when mpam is enabled Ben Horgan
2025-11-09 22:20 ` Gavin Shan
2025-11-14 4:37 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 23/33] arm_mpam: Allow configuration to be applied and restored during cpu online Ben Horgan
2025-11-09 22:59 ` Gavin Shan
2025-11-13 17:14 ` Ben Horgan
2025-11-10 17:27 ` Jonathan Cameron
2025-11-11 17:45 ` Ben Horgan
2025-11-14 10:33 ` Ben Horgan
2025-11-14 14:34 ` Ben Horgan
2025-11-07 12:34 ` [PATCH 24/33] arm_mpam: Probe and reset the rest of the features Ben Horgan
2025-11-09 23:01 ` Gavin Shan
2025-11-14 7:04 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 25/33] arm_mpam: Add helpers to allocate monitors Ben Horgan
2025-11-09 23:02 ` Gavin Shan
2025-11-14 7:14 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 26/33] arm_mpam: Add mpam_msmon_read() to read monitor value Ben Horgan
2025-11-09 23:13 ` Gavin Shan
2025-11-14 10:07 ` Ben Horgan [this message]
2025-11-12 5:33 ` Shaopeng Tan (Fujitsu)
2025-11-07 12:34 ` [PATCH 27/33] arm_mpam: Track bandwidth counter state for power management Ben Horgan
2025-11-09 23:15 ` Gavin Shan
2025-11-10 13:49 ` Zeng Heng
2025-11-10 17:31 ` Jonathan Cameron
2025-11-07 12:34 ` [PATCH 28/33] arm_mpam: Consider overflow in bandwidth counter state Ben Horgan
2025-11-09 23:16 ` Gavin Shan
2025-11-10 13:50 ` Zeng Heng
2025-11-10 17:32 ` Jonathan Cameron
2025-11-07 12:34 ` [PATCH 29/33] arm_mpam: Probe for long/lwd mbwu counters Ben Horgan
2025-11-09 23:16 ` Gavin Shan
2025-11-07 12:34 ` [PATCH 30/33] arm_mpam: Use long MBWU counters if supported Ben Horgan
2025-11-09 23:17 ` Gavin Shan
2025-11-07 12:34 ` [PATCH 31/33] arm_mpam: Add helper to reset saved mbwu state Ben Horgan
2025-11-09 23:18 ` Gavin Shan
2025-11-10 17:34 ` Jonathan Cameron
2025-11-07 12:34 ` [PATCH 32/33] arm_mpam: Add kunit test for bitmap reset Ben Horgan
2025-11-09 23:19 ` Gavin Shan
2025-11-07 12:34 ` [PATCH 33/33] arm_mpam: Add kunit tests for props_mismatch() Ben Horgan
2025-11-09 23:19 ` Gavin Shan
2025-11-07 12:47 ` [PATCH 00/33] arm_mpam: Add basic mpam driver Ben Horgan
2025-11-07 21:22 ` Fenghua Yu
2025-11-07 23:22 ` Carl Worth
2025-11-10 16:15 ` Ben Horgan
2025-11-11 0:45 ` Carl Worth
2025-11-10 1:05 ` Gavin Shan
2025-11-10 13:56 ` Zeng Heng
2025-11-10 16:03 ` Ben Horgan
2025-11-11 7:09 ` Shaopeng Tan (Fujitsu)
2025-11-16 17:16 ` Drew Fustini
2025-11-18 14:11 ` Ben Horgan
2025-11-18 22:55 ` Drew Fustini
2025-11-19 10:00 ` Jonathan Cameron
2025-11-19 20:09 ` Drew Fustini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=38f65035-159d-47d9-b88a-15d79552d8ae@arm.com \
--to=ben.horgan@arm.com \
--cc=amitsinght@marvell.com \
--cc=baisheng.gao@unisoc.com \
--cc=baolin.wang@linux.alibaba.com \
--cc=bobo.shaobowang@huawei.com \
--cc=carl@os.amperecomputing.com \
--cc=catalin.marinas@arm.com \
--cc=dakr@kernel.org \
--cc=dave.martin@arm.com \
--cc=david@redhat.com \
--cc=dfustini@baylibre.com \
--cc=fenghuay@nvidia.com \
--cc=gregkh@linuxfoundation.org \
--cc=gshan@redhat.com \
--cc=guohanjun@huawei.com \
--cc=james.morse@arm.com \
--cc=jeremy.linton@arm.com \
--cc=jonathan.cameron@huawei.com \
--cc=kobak@nvidia.com \
--cc=lcherian@marvell.com \
--cc=lenb@kernel.org \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=peternewman@google.com \
--cc=quic_jiles@quicinc.com \
--cc=rafael@kernel.org \
--cc=robh@kernel.org \
--cc=rohit.mathew@arm.com \
--cc=scott@os.amperecomputing.com \
--cc=sdonthineni@nvidia.com \
--cc=sudeep.holla@arm.com \
--cc=tan.shaopeng@fujitsu.com \
--cc=tan.shaopeng@jp.fujitsu.com \
--cc=will@kernel.org \
--cc=xhao@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®