From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
To: Harshal Dev <harshal.dev@oss.qualcomm.com>,
Herbert Xu <herbert@gondor.apana.org.au>,
"David S. Miller" <davem@davemloft.net>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Abel Vesa <abel.vesa@oss.qualcomm.com>,
Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com>,
cros-qcom-dts-watchers@chromium.org,
Eric Biggers <ebiggers@google.com>,
Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,
Jingyi Wang <jingyi.wang@oss.qualcomm.com>,
Tengfei Fan <tengfei.fan@oss.qualcomm.com>,
Bartosz Golaszewski <brgl@kernel.org>,
Yuvaraj Ranganathan <quic_yrangana@quicinc.com>,
David Wronek <davidwronek@gmail.com>,
Luca Weiss <luca.weiss@fairphone.com>,
Neil Armstrong <neil.armstrong@linaro.org>,
Melody Olvera <quic_molvera@quicinc.com>
Cc: Brian Masney <bmasney@redhat.com>,
Neeraj Soni <neeraj.soni@oss.qualcomm.com>,
Gaurav Kashyap <gaurav.kashyap@oss.qualcomm.com>,
linux-arm-msm@vger.kernel.org, linux-crypto@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Krzysztof Kozlowski <krzk@kernel.org>
Subject: Re: [PATCH v2 11/11] soc: qcom: ice: Allow explicit votes on 'iface' clock for ICE
Date: Fri, 13 Mar 2026 12:51:53 +0100 [thread overview]
Message-ID: <3a80a27a-0586-41ea-957d-77fa3d023675@oss.qualcomm.com> (raw)
In-Reply-To: <20260310-qcom_ice_power_and_clk_vote-v2-11-b9c2a5471d9e@oss.qualcomm.com>
On 3/10/26 9:06 AM, Harshal Dev wrote:
> Since Qualcomm inline-crypto engine (ICE) is now a dedicated driver
> de-coupled from the QCOM UFS driver, it explicitly votes for its required
> clocks during probe. For scenarios where the 'clk_ignore_unused' flag is
> not passed on the kernel command line, to avoid potential unclocked ICE
> hardware register access during probe the ICE driver should additionally
> vote on the 'iface' clock.
> Also update the suspend and resume callbacks to handle un-voting and voting
> on the 'iface' clock.
>
> Fixes: 2afbf43a4aec6 ("soc: qcom: Make the Qualcomm UFS/SDCC ICE a dedicated driver")
> Signed-off-by: Harshal Dev <harshal.dev@oss.qualcomm.com>
> ---
> drivers/soc/qcom/ice.c | 11 +++++++++++
> 1 file changed, 11 insertions(+)
>
> diff --git a/drivers/soc/qcom/ice.c b/drivers/soc/qcom/ice.c
> index b203bc685cad..e05dc7b274e0 100644
> --- a/drivers/soc/qcom/ice.c
> +++ b/drivers/soc/qcom/ice.c
> @@ -108,6 +108,7 @@ struct qcom_ice {
> void __iomem *base;
>
> struct clk *core_clk;
> + struct clk *iface_clk;
> bool use_hwkm;
> bool hwkm_init_complete;
> u8 hwkm_version;
> @@ -316,6 +317,13 @@ int qcom_ice_resume(struct qcom_ice *ice)
> err);
> return err;
> }
> +
> + err = clk_prepare_enable(ice->iface_clk);
> + if (err) {
> + dev_err(dev, "failed to enable iface clock (%d)\n",
> + err);
dev_err(dev, "Failed to enable 'iface' clock: %d\n", err);
(this line is very short, no need to wrap, also some nitty touch-ups)
[...]
> + engine->iface_clk = devm_clk_get_optional_enabled(dev, "iface_clk");
Check for IS_ERR, _optional won't throw an error if it's absent,
but will if there's anything more serious that's wrong
Konrad
next prev parent reply other threads:[~2026-03-13 11:52 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-10 8:06 [PATCH v2 00/11] Add explicit clock vote and enable power-domain for QCOM-ICE Harshal Dev
2026-03-10 8:06 ` [PATCH v2 01/11] dt-bindings: crypto: qcom,ice: Allow power-domain and iface clk Harshal Dev
2026-03-10 14:13 ` Konrad Dybcio
2026-03-11 8:56 ` Harshal Dev
2026-03-10 20:25 ` Krzysztof Kozlowski
2026-03-11 9:37 ` Harshal Dev
2026-03-11 18:25 ` Krzysztof Kozlowski
2026-03-11 18:28 ` Krzysztof Kozlowski
2026-03-13 11:45 ` Harshal Dev
2026-03-13 15:58 ` Krzysztof Kozlowski
2026-03-16 10:56 ` Harshal Dev
2026-03-16 11:09 ` Krzysztof Kozlowski
2026-03-16 12:38 ` Harshal Dev
2026-03-10 8:06 ` [PATCH v2 02/11] arm64: dts: qcom: kaanapali: Add power-domain and iface clk for ice node Harshal Dev
2026-03-10 14:12 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 03/11] arm64: dts: qcom: lemans: " Harshal Dev
2026-03-10 14:12 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 04/11] arm64: dts: qcom: monaco: " Harshal Dev
2026-03-10 14:12 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 05/11] arm64: dts: qcom: sc7180: " Harshal Dev
2026-03-10 14:12 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 06/11] arm64: dts: qcom: kodiak: " Harshal Dev
2026-03-10 14:12 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 07/11] arm64: dts: qcom: sm8450: " Harshal Dev
2026-03-10 14:12 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 08/11] arm64: dts: qcom: sm8550: " Harshal Dev
2026-03-10 14:13 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 09/11] arm64: dts: qcom: sm8650: " Harshal Dev
2026-03-10 14:13 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 10/11] arm64: dts: qcom: sm8750: " Harshal Dev
2026-03-10 14:13 ` Konrad Dybcio
2026-03-10 8:06 ` [PATCH v2 11/11] soc: qcom: ice: Allow explicit votes on 'iface' clock for ICE Harshal Dev
2026-03-13 11:51 ` Konrad Dybcio [this message]
2026-03-16 10:58 ` Harshal Dev
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3a80a27a-0586-41ea-957d-77fa3d023675@oss.qualcomm.com \
--to=konrad.dybcio@oss.qualcomm.com \
--cc=abel.vesa@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=bmasney@redhat.com \
--cc=brgl@kernel.org \
--cc=conor+dt@kernel.org \
--cc=cros-qcom-dts-watchers@chromium.org \
--cc=davem@davemloft.net \
--cc=davidwronek@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=ebiggers@google.com \
--cc=gaurav.kashyap@oss.qualcomm.com \
--cc=harshal.dev@oss.qualcomm.com \
--cc=herbert@gondor.apana.org.au \
--cc=jingyi.wang@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-crypto@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=luca.weiss@fairphone.com \
--cc=manivannan.sadhasivam@oss.qualcomm.com \
--cc=neeraj.soni@oss.qualcomm.com \
--cc=neil.armstrong@linaro.org \
--cc=quic_molvera@quicinc.com \
--cc=quic_yrangana@quicinc.com \
--cc=robh@kernel.org \
--cc=tengfei.fan@oss.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®