* [PATCH] ARM: dts: stm32: Update part number NVMEM description on stm32mp131
@ 2023-01-18 12:49 Patrick Delaunay
2023-02-02 12:26 ` Alexandre TORGUE
0 siblings, 1 reply; 2+ messages in thread
From: Patrick Delaunay @ 2023-01-18 12:49 UTC (permalink / raw)
To: Alexandre TORGUE, Rob Herring, Krzysztof Kozlowski,
Maxime Coquelin, Arnd Bergmann
Cc: Patrick Delaunay, devicetree, linux-arm-kernel, linux-kernel,
linux-stm32
The STM32MP13x Device Part Number (also named RPN in reference manual)
only uses the first 12 bits in OTP4, all the other bit are reserved and
they can be different of zero; they must be masked in NVMEM result, so
the number of bits must be defined in the nvmem cell description.
Fixes: 1da8779c0029 ("ARM: dts: stm32: add STM32MP13 SoCs support")
Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
---
arch/arm/boot/dts/stm32mp131.dtsi | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/boot/dts/stm32mp131.dtsi b/arch/arm/boot/dts/stm32mp131.dtsi
index f50051e81ee3..2f186a0ae92e 100644
--- a/arch/arm/boot/dts/stm32mp131.dtsi
+++ b/arch/arm/boot/dts/stm32mp131.dtsi
@@ -1233,6 +1233,7 @@ bsec: efuse@5c005000 {
part_number_otp: part_number_otp@4 {
reg = <0x4 0x2>;
+ bits = <0 12>;
};
ts_cal1: calib@5c {
reg = <0x5c 0x2>;
--
2.25.1
^ permalink raw reply [flat|nested] 2+ messages in thread* Re: [PATCH] ARM: dts: stm32: Update part number NVMEM description on stm32mp131
2023-01-18 12:49 [PATCH] ARM: dts: stm32: Update part number NVMEM description on stm32mp131 Patrick Delaunay
@ 2023-02-02 12:26 ` Alexandre TORGUE
0 siblings, 0 replies; 2+ messages in thread
From: Alexandre TORGUE @ 2023-02-02 12:26 UTC (permalink / raw)
To: Patrick Delaunay, Rob Herring, Krzysztof Kozlowski,
Maxime Coquelin, Arnd Bergmann
Cc: devicetree, linux-arm-kernel, linux-kernel, linux-stm32
On 1/18/23 13:49, Patrick Delaunay wrote:
> The STM32MP13x Device Part Number (also named RPN in reference manual)
> only uses the first 12 bits in OTP4, all the other bit are reserved and
> they can be different of zero; they must be masked in NVMEM result, so
> the number of bits must be defined in the nvmem cell description.
>
> Fixes: 1da8779c0029 ("ARM: dts: stm32: add STM32MP13 SoCs support")
> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
> ---
>
> arch/arm/boot/dts/stm32mp131.dtsi | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/arm/boot/dts/stm32mp131.dtsi b/arch/arm/boot/dts/stm32mp131.dtsi
> index f50051e81ee3..2f186a0ae92e 100644
> --- a/arch/arm/boot/dts/stm32mp131.dtsi
> +++ b/arch/arm/boot/dts/stm32mp131.dtsi
> @@ -1233,6 +1233,7 @@ bsec: efuse@5c005000 {
>
> part_number_otp: part_number_otp@4 {
> reg = <0x4 0x2>;
> + bits = <0 12>;
> };
> ts_cal1: calib@5c {
> reg = <0x5c 0x2>;
Applied on stm32-next.
Thanks.
Alex
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2023-02-02 12:27 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-01-18 12:49 [PATCH] ARM: dts: stm32: Update part number NVMEM description on stm32mp131 Patrick Delaunay
2023-02-02 12:26 ` Alexandre TORGUE
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®