From: Tom Rix <trix@redhat.com>
To: matthew.gerlach@linux.intel.com, hao.wu@intel.com,
yilun.xu@intel.com, russell.h.weight@intel.com,
basheer.ahmed.muddebihal@intel.com, mdf@kernel.org,
linux-fpga@vger.kernel.org, linux-doc@vger.kernel.org,
linux-kernel@vger.kernel.org, tianfei.zhang@intel.com,
corbet@lwn.net, gregkh@linuxfoundation.org,
linux-serial@vger.kernel.org, jirislaby@kernel.org,
geert+renesas@glider.be, andriy.shevchenko@linux.intel.com,
niklas.soderlund+renesas@ragnatech.se, macro@orcam.me.uk,
johan@kernel.org, lukas@wunner.de, ilpo.jarvinen@linux.intel.com,
marpagan@redhat.com, bagasdotme@gmail.com
Subject: Re: [PATCH v9 1/4] Documentation: fpga: dfl: Add documentation for DFHv1
Date: Mon, 9 Jan 2023 05:48:50 -0800 [thread overview]
Message-ID: <4e7f84ff-8bab-019d-3858-4c545834a354@redhat.com> (raw)
In-Reply-To: <20230104232253.24743-2-matthew.gerlach@linux.intel.com>
On 1/4/23 3:22 PM, matthew.gerlach@linux.intel.com wrote:
> From: Matthew Gerlach <matthew.gerlach@linux.intel.com>
>
> Add documentation describing the extensions provided by Version
> 1 of the Device Feature Header (DFHv1).
>
> Signed-off-by: Matthew Gerlach <matthew.gerlach@linux.intel.com>
> Reviewed-by: Ilpo Järvinen <ilpo.jarvinen@linux.intel.com>
Thanks for the changes.
Reviewed-by: Tom Rix <trix@redhat.com>
> ---
> v9: move DFH definitions to after the Overview
> fix name of feature revision field
> clarify next field in DFH
>
> v8: fix section titles
>
> v7: shorten long lines and wording suggestions by bagasdotme@gmail.com
>
> v6: no change
>
> v5: use nested list for field descriptions
> clean up prose
> add reviewed-by and comments from Ilpo Järvinen
>
> v4: Remove marketing speak and separate v0 and v1 descriptions.
> Fix errors reported by "make htmldocs".
>
> v3: no change
>
> v2: s/GUILD/GUID/
> add picture
> ---
> Documentation/fpga/dfl.rst | 117 +++++++++++++++++++++++++++++++++++++
> 1 file changed, 117 insertions(+)
>
> diff --git a/Documentation/fpga/dfl.rst b/Documentation/fpga/dfl.rst
> index 15b670926084..7e015249785b 100644
> --- a/Documentation/fpga/dfl.rst
> +++ b/Documentation/fpga/dfl.rst
> @@ -75,6 +75,123 @@ convenient for software to locate each feature by walking through this list,
> and can be implemented in register regions of any FPGA device.
>
>
> +Device Feature Header - Version 0
> +=================================
> +Version 0 (DFHv0) is the original version of the Device Feature Header.
> +The format of DFHv0 is shown below::
> +
> + +-----------------------------------------------------------------------+
> + |63 Type 60|59 DFH VER 52|51 Rsvd 41|40 EOL|39 Next 16|15 REV 12|11 ID 0| 0x00
> + +-----------------------------------------------------------------------+
> + |63 GUID_L 0| 0x08
> + +-----------------------------------------------------------------------+
> + |63 GUID_H 0| 0x10
> + +-----------------------------------------------------------------------+
> +
> +- Offset 0x00
> +
> + * Type - The type of DFH (e.g. FME, AFU, or private feature).
> + * DFH VER - The version of the DFH.
> + * Rsvd - Currently unused.
> + * EOL - Set if the DFH is the end of the Device Feature List (DFL).
> + * Next - The offset in bytes of the next DFH in the DFL from the DFH start,
> + and the start of a DFH must be aligned to an 8 byte boundary.
> + If EOL is set, Next is the size of MMIO of the last feature in the list.
> + * REV - The revision of the feature associated with this header.
> + * ID - The feature ID if Type is private feature.
> +
> +- Offset 0x08
> +
> + * GUID_L - Least significant 64 bits of a 128-bit Globally Unique Identifier
> + (present only if Type is FME or AFU).
> +
> +- Offset 0x10
> +
> + * GUID_H - Most significant 64 bits of a 128-bit Globally Unique Identifier
> + (present only if Type is FME or AFU).
> +
> +
> +Device Feature Header - Version 1
> +=================================
> +Version 1 (DFHv1) of the Device Feature Header adds the following functionality:
> +
> +* Provides a standardized mechanism for features to describe
> + parameters/capabilities to software.
> +* Standardize the use of a GUID for all DFHv1 types.
> +* Decouples the DFH location from the register space of the feature itself.
> +
> +The format of Version 1 of the Device Feature Header (DFH) is shown below::
> +
> + +-----------------------------------------------------------------------+
> + |63 Type 60|59 DFH VER 52|51 Rsvd 41|40 EOL|39 Next 16|15 REV 12|11 ID 0| 0x00
> + +-----------------------------------------------------------------------+
> + |63 GUID_L 0| 0x08
> + +-----------------------------------------------------------------------+
> + |63 GUID_H 0| 0x10
> + +-----------------------------------------------------------------------+
> + |63 Reg Address/Offset 1| Rel 0| 0x18
> + +-----------------------------------------------------------------------+
> + |63 Reg Size 32|Params 31|30 Group 16|15 Instance 0| 0x20
> + +-----------------------------------------------------------------------+
> + |63 Next 35|34RSV33|EOP32|31 Param Version 16|15 Param ID 0| 0x28
> + +-----------------------------------------------------------------------+
> + |63 Parameter Data 0| 0x30
> + +-----------------------------------------------------------------------+
> +
> + ...
> +
> + +-----------------------------------------------------------------------+
> + |63 Next 35|34RSV33|EOP32|31 Param Version 16|15 Param ID 0|
> + +-----------------------------------------------------------------------+
> + |63 Parameter Data 0|
> + +-----------------------------------------------------------------------+
> +
> +- Offset 0x00
> +
> + * Type - The type of DFH (e.g. FME, AFU, or private feature).
> + * DFH VER - The version of the DFH.
> + * Rsvd - Currently unused.
> + * EOL - Set if the DFH is the end of the Device Feature List (DFL).
> + * Next - The offset in bytes of the next DFH in the DFL from the DFH start,
> + and the start of a DFH must be aligned to an 8 byte boundary.
> + If EOL is set, Next is the size of MMIO of the last feature in the list.
> + * REV - The revision of the feature associated with this header.
> + * ID - The feature ID if Type is private feature.
> +
> +- Offset 0x08
> +
> + * GUID_L - Least significant 64 bits of a 128-bit Globally Unique Identifier.
> +
> +- Offset 0x10
> +
> + * GUID_H - Most significant 64 bits of a 128-bit Globally Unique Identifier.
> +
> +- Offset 0x18
> +
> + * Reg Address/Offset - If Rel bit is set, then the value is the high 63 bits
> + of a 16-bit aligned absolute address of the feature's registers. Otherwise
> + the value is the offset from the start of the DFH of the feature's registers.
> +
> +- Offset 0x20
> +
> + * Reg Size - Size of feature's register set in bytes.
> + * Params - Set if DFH has a list of parameter blocks.
> + * Group - Id of group if feature is part of a group.
> + * Instance - Id of feature instance within a group.
> +
> +- Offset 0x28 if feature has parameters
> +
> + * Next - Offset to the next parameter block in 8 byte words. If EOP set,
> + size in 8 byte words of last parameter.
> + * Param Version - Version of Param ID.
> + * Param ID - ID of parameter.
> +
> +- Offset 0x30
> +
> + * Parameter Data - Parameter data whose size and format is defined by
> + version and ID of the parameter.
> +
> +
> FIU - FME (FPGA Management Engine)
> ==================================
> The FPGA Management Engine performs reconfiguration and other infrastructure
next prev parent reply other threads:[~2023-01-09 13:50 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-04 23:22 [PATCH v9 0/4] Enhance definition of DFH and use enhancements for UART driver matthew.gerlach
2023-01-04 23:22 ` [PATCH v9 1/4] Documentation: fpga: dfl: Add documentation for DFHv1 matthew.gerlach
2023-01-09 13:48 ` Tom Rix [this message]
2023-01-09 16:40 ` matthew.gerlach
2023-01-04 23:22 ` [PATCH v9 2/4] fpga: dfl: Add DFHv1 Register Definitions matthew.gerlach
2023-01-04 23:22 ` [PATCH v9 3/4] fpga: dfl: add basic support for DFHv1 matthew.gerlach
2023-01-09 6:44 ` Xu Yilun
2023-01-09 18:04 ` matthew.gerlach
2023-01-04 23:22 ` [PATCH v9 4/4] tty: serial: 8250: add DFL bus driver for Altera 16550 matthew.gerlach
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4e7f84ff-8bab-019d-3858-4c545834a354@redhat.com \
--to=trix@redhat.com \
--cc=andriy.shevchenko@linux.intel.com \
--cc=bagasdotme@gmail.com \
--cc=basheer.ahmed.muddebihal@intel.com \
--cc=corbet@lwn.net \
--cc=geert+renesas@glider.be \
--cc=gregkh@linuxfoundation.org \
--cc=hao.wu@intel.com \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=jirislaby@kernel.org \
--cc=johan@kernel.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-fpga@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-serial@vger.kernel.org \
--cc=lukas@wunner.de \
--cc=macro@orcam.me.uk \
--cc=marpagan@redhat.com \
--cc=matthew.gerlach@linux.intel.com \
--cc=mdf@kernel.org \
--cc=niklas.soderlund+renesas@ragnatech.se \
--cc=russell.h.weight@intel.com \
--cc=tianfei.zhang@intel.com \
--cc=yilun.xu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®