From: claudiu beznea <claudiu.beznea@tuxon.dev>
To: Varshini Rajendran <varshini.rajendran@microchip.com>,
mturquette@baylibre.com, sboyd@kernel.org,
nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com,
linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 11/27] clk: at91: sama7g5: move mux table macros to header file
Date: Sun, 14 Jul 2024 16:39:51 +0300 [thread overview]
Message-ID: <50e216ba-6bb1-4794-806e-75a75d778d4b@tuxon.dev> (raw)
In-Reply-To: <20240703102743.195858-1-varshini.rajendran@microchip.com>
On 03.07.2024 13:27, Varshini Rajendran wrote:
> Move the mux table init and fill macro function definitions from the
> sama7g5 pmc driver to the pmc.h header file since they will be used
> by other SoC's pmc drivers as well like sam9x7.
>
> Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com>
Reviewed-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
> ---
> drivers/clk/at91/pmc.h | 16 ++++++++++++++++
> drivers/clk/at91/sama7g5.c | 35 ++++++++++-------------------------
> 2 files changed, 26 insertions(+), 25 deletions(-)
>
> diff --git a/drivers/clk/at91/pmc.h b/drivers/clk/at91/pmc.h
> index 91d1c6305d95..4fb29ca111f7 100644
> --- a/drivers/clk/at91/pmc.h
> +++ b/drivers/clk/at91/pmc.h
> @@ -121,6 +121,22 @@ struct at91_clk_pms {
>
> #define ndck(a, s) (a[s - 1].id + 1)
> #define nck(a) (a[ARRAY_SIZE(a) - 1].id + 1)
> +
> +#define PMC_INIT_TABLE(_table, _count) \
> + do { \
> + u8 _i; \
> + for (_i = 0; _i < (_count); _i++) \
> + (_table)[_i] = _i; \
> + } while (0)
> +
> +#define PMC_FILL_TABLE(_to, _from, _count) \
> + do { \
> + u8 _i; \
> + for (_i = 0; _i < (_count); _i++) { \
> + (_to)[_i] = (_from)[_i]; \
> + } \
> + } while (0)
> +
> struct pmc_data *pmc_data_allocate(unsigned int ncore, unsigned int nsystem,
> unsigned int nperiph, unsigned int ngck,
> unsigned int npck);
> diff --git a/drivers/clk/at91/sama7g5.c b/drivers/clk/at91/sama7g5.c
> index e6eb5afba93d..6706d1305baa 100644
> --- a/drivers/clk/at91/sama7g5.c
> +++ b/drivers/clk/at91/sama7g5.c
> @@ -16,21 +16,6 @@
>
> #include "pmc.h"
>
> -#define SAMA7G5_INIT_TABLE(_table, _count) \
> - do { \
> - u8 _i; \
> - for (_i = 0; _i < (_count); _i++) \
> - (_table)[_i] = _i; \
> - } while (0)
> -
> -#define SAMA7G5_FILL_TABLE(_to, _from, _count) \
> - do { \
> - u8 _i; \
> - for (_i = 0; _i < (_count); _i++) { \
> - (_to)[_i] = (_from)[_i]; \
> - } \
> - } while (0)
> -
> static DEFINE_SPINLOCK(pmc_pll_lock);
> static DEFINE_SPINLOCK(pmc_mck0_lock);
> static DEFINE_SPINLOCK(pmc_mckX_lock);
> @@ -1119,17 +1104,17 @@ static void __init sama7g5_pmc_setup(struct device_node *np)
> if (!mux_table)
> goto err_free;
>
> - SAMA7G5_INIT_TABLE(mux_table, 3);
> - SAMA7G5_FILL_TABLE(&mux_table[3], sama7g5_mckx[i].ep_mux_table,
> - sama7g5_mckx[i].ep_count);
> + PMC_INIT_TABLE(mux_table, 3);
> + PMC_FILL_TABLE(&mux_table[3], sama7g5_mckx[i].ep_mux_table,
> + sama7g5_mckx[i].ep_count);
> for (j = 0; j < sama7g5_mckx[i].ep_count; j++) {
> u8 pll_id = sama7g5_mckx[i].ep[j].pll_id;
> u8 pll_compid = sama7g5_mckx[i].ep[j].pll_compid;
>
> tmp_parent_hws[j] = sama7g5_plls[pll_id][pll_compid].hw;
> }
> - SAMA7G5_FILL_TABLE(&parent_hws[3], tmp_parent_hws,
> - sama7g5_mckx[i].ep_count);
> + PMC_FILL_TABLE(&parent_hws[3], tmp_parent_hws,
> + sama7g5_mckx[i].ep_count);
>
> hw = at91_clk_sama7g5_register_master(regmap, sama7g5_mckx[i].n,
> num_parents, NULL, parent_hws, mux_table,
> @@ -1215,17 +1200,17 @@ static void __init sama7g5_pmc_setup(struct device_node *np)
> if (!mux_table)
> goto err_free;
>
> - SAMA7G5_INIT_TABLE(mux_table, 3);
> - SAMA7G5_FILL_TABLE(&mux_table[3], sama7g5_gck[i].pp_mux_table,
> - sama7g5_gck[i].pp_count);
> + PMC_INIT_TABLE(mux_table, 3);
> + PMC_FILL_TABLE(&mux_table[3], sama7g5_gck[i].pp_mux_table,
> + sama7g5_gck[i].pp_count);
> for (j = 0; j < sama7g5_gck[i].pp_count; j++) {
> u8 pll_id = sama7g5_gck[i].pp[j].pll_id;
> u8 pll_compid = sama7g5_gck[i].pp[j].pll_compid;
>
> tmp_parent_hws[j] = sama7g5_plls[pll_id][pll_compid].hw;
> }
> - SAMA7G5_FILL_TABLE(&parent_hws[3], tmp_parent_hws,
> - sama7g5_gck[i].pp_count);
> + PMC_FILL_TABLE(&parent_hws[3], tmp_parent_hws,
> + sama7g5_gck[i].pp_count);
>
> hw = at91_clk_register_generated(regmap, &pmc_pcr_lock,
> &sama7g5_pcr_layout,
next prev parent reply other threads:[~2024-07-14 13:39 UTC|newest]
Thread overview: 62+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-03 10:20 [PATCH v5 00/27] Add support for sam9x7 SoC family Varshini Rajendran
2024-07-03 10:26 ` [PATCH v5 01/27] dt-bindings: atmel-sysreg: add sam9x7 Varshini Rajendran
2024-07-03 10:26 ` [PATCH v5 02/27] dt-bindings: atmel-ssc: add microchip,sam9x7-ssc Varshini Rajendran
2024-07-03 10:26 ` [PATCH v5 03/27] dt-bindings: serial: atmel,at91-usart: add compatible for sam9x7 Varshini Rajendran
2024-07-03 15:44 ` Conor Dooley
2024-07-03 10:26 ` [PATCH v5 04/27] ARM: at91: pm: add support for sam9x7 SoC family Varshini Rajendran
2024-07-14 13:43 ` claudiu beznea
2024-07-03 10:27 ` [PATCH v5 05/27] ARM: at91: pm: add sam9x7 SoC init config Varshini Rajendran
2024-07-03 10:55 ` Alexandre Belloni
2024-07-04 8:35 ` Varshini.Rajendran
2024-07-14 13:38 ` claudiu beznea
2024-07-03 10:27 ` [PATCH v5 06/27] ARM: at91: add support in SoC driver for new sam9x7 Varshini Rajendran
2024-07-03 10:27 ` [PATCH v5 07/27] dt-bindings: clocks: atmel,at91sam9x5-sckc Varshini Rajendran
2024-07-14 13:40 ` claudiu beznea
2024-07-03 10:27 ` [PATCH v5 08/27] dt-bindings: clocks: atmel,at91rm9200-pmc Varshini Rajendran
2024-07-14 13:39 ` claudiu beznea
2024-07-03 10:27 ` [PATCH v5 09/27] clk: at91: clk-sam9x60-pll: re-factor to support individual core freq outputs Varshini Rajendran
2024-07-14 13:38 ` claudiu beznea
2024-07-03 10:27 ` [PATCH v5 10/27] clk: at91: sam9x7: add support for HW PLL freq dividers Varshini Rajendran
2024-07-15 8:06 ` claudiu beznea
2024-07-03 10:27 ` [PATCH v5 11/27] clk: at91: sama7g5: move mux table macros to header file Varshini Rajendran
2024-07-14 13:39 ` claudiu beznea [this message]
2024-07-03 10:27 ` [PATCH v5 12/27] dt-bindings: clock: at91: Allow PLLs to be exported and referenced in DT Varshini Rajendran
2024-07-14 13:38 ` claudiu beznea
2024-07-03 10:28 ` [PATCH v5 13/27] clk: at91: sam9x7: add sam9x7 pmc driver Varshini Rajendran
2024-07-14 13:55 ` claudiu beznea
2024-07-15 6:46 ` Varshini.Rajendran
2024-07-15 8:44 ` claudiu beznea
2024-07-03 10:28 ` [PATCH v5 14/27] dt-bindings: interrupt-controller: Add support for sam9x7 aic Varshini Rajendran
2024-07-03 15:39 ` Conor Dooley
2024-07-03 10:28 ` [PATCH v5 15/27] dt-bindings: interrupt-controller: Document the property microchip,nr-irqs Varshini Rajendran
2024-07-03 15:41 ` Conor Dooley
2024-07-09 6:13 ` Varshini.Rajendran
2024-07-09 14:06 ` Nicolas.Ferre
2024-07-09 14:13 ` Nicolas.Ferre
2024-07-10 9:01 ` Marc Zyngier
2024-07-11 12:42 ` Nicolas Ferre
2024-07-11 15:40 ` Conor Dooley
2024-07-08 15:58 ` Rob Herring
2024-07-03 10:28 ` [PATCH v5 16/27] irqchip/atmel-aic5: Add support to get nr_irqs from DT for sam9x60 & sam9x7 Varshini Rajendran
2024-07-03 10:28 ` [PATCH v5 17/27] ARM: dts: at91: sam9x60: Add nirqs property in the dt node Varshini Rajendran
2024-07-03 10:28 ` [PATCH v5 18/27] power: reset: at91-poweroff: lookup for proper pmc dt node for sam9x7 Varshini Rajendran
2024-07-14 13:41 ` claudiu beznea
2024-07-03 10:28 ` [PATCH v5 19/27] power: reset: at91-reset: add reset support for sam9x7 SoC Varshini Rajendran
2024-07-14 13:39 ` claudiu beznea
2024-07-03 10:28 ` [PATCH v5 20/27] power: reset: at91-reset: add sdhwc " Varshini Rajendran
2024-07-14 13:39 ` claudiu beznea
2024-07-03 10:28 ` [PATCH v5 21/27] dt-bindings: reset: atmel,at91sam9260-reset: add sam9x7 Varshini Rajendran
2024-07-03 10:29 ` [PATCH v5 22/27] dt-bindings: power: reset: atmel,sama5d2-shdwc: " Varshini Rajendran
2024-07-03 10:29 ` [PATCH v5 23/27] ARM: at91: Kconfig: add config flag for SAM9X7 SoC Varshini Rajendran
2024-07-03 10:29 ` [PATCH v5 24/27] ARM: configs: at91: enable config flags for sam9x7 SoC family Varshini Rajendran
2024-07-14 13:40 ` claudiu beznea
2024-07-03 10:29 ` [PATCH v5 25/27] ARM: dts: at91: sam9x7: add device tree for SoC Varshini Rajendran
2024-07-14 13:44 ` claudiu beznea
2024-07-15 10:47 ` Varshini.Rajendran
2024-07-15 17:58 ` claudiu beznea
2024-07-03 10:29 ` [PATCH v5 26/27] dt-bindings: arm: add sam9x75 curiosity board Varshini Rajendran
2024-07-14 13:41 ` claudiu beznea
2024-07-03 10:29 ` [PATCH v5 27/27] ARM: dts: microchip: sam9x75_curiosity: " Varshini Rajendran
2024-07-14 13:46 ` claudiu beznea
2024-07-15 10:58 ` Varshini.Rajendran
2024-07-03 14:27 ` [PATCH v5 00/27] Add support for sam9x7 SoC family Rob Herring (Arm)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=50e216ba-6bb1-4794-806e-75a75d778d4b@tuxon.dev \
--to=claudiu.beznea@tuxon.dev \
--cc=alexandre.belloni@bootlin.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=nicolas.ferre@microchip.com \
--cc=sboyd@kernel.org \
--cc=varshini.rajendran@microchip.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®