From: "Clément Léger" <cleger@rivosinc.com>
To: yunhui cui <cuiyunhui@bytedance.com>
Cc: "Paul Walmsley" <paul.walmsley@sifive.com>,
"Palmer Dabbelt" <palmer@dabbelt.com>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
"Himanshu Chauhan" <hchauhan@ventanamicro.com>,
"Anup Patel" <apatel@ventanamicro.com>,
"Xu Lu" <luxu.kernel@bytedance.com>,
"Atish Patra" <atishp@atishpatra.org>,
"Björn Töpel" <bjorn@rivosinc.com>,
"Conor Dooley" <conor.dooley@microchip.com>
Subject: Re: [External] [PATCH v6 3/5] drivers: firmware: add riscv SSE support
Date: Tue, 12 Aug 2025 14:57:02 +0200 [thread overview]
Message-ID: <56c18c70-ebb9-4018-b8b6-9041337bb3c3@rivosinc.com> (raw)
In-Reply-To: <CAEEQ3wmUvQRx3HLG=i7fk60-wf1AtYmjV20Xbe2c5_RHi1c1gw@mail.gmail.com>
On 12/08/2025 14:54, yunhui cui wrote:
>> &preferred_hart);
>> + if (ret)
>> + goto err_event_free;
>> +
>> + cpu = riscv_hartid_to_cpuid(preferred_hart);
>> + sse_global_event_update_cpu(event, cpu);
>> +
>> + ret = sse_sbi_register_event(event, event->global);
>> + if (ret)
>> + goto err_event_free;
>> +
>> + } else {
>> + sse_on_each_cpu(event, SBI_SSE_EVENT_REGISTER,
>> + SBI_SSE_EVENT_DISABLE);
>> + }
> It is necessary to check the return value; otherwise, the event might
> be passed as a valid value to subsequent logic, such as
> sse_event_enable().
>
>
Hi Yunhui,
Indeed, nice catch. I'll fix that.
Thanks,
Clément
next prev parent reply other threads:[~2025-08-12 12:57 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-08 15:38 [PATCH v6 0/5] riscv: add support for SBI Supervisor Software Events Clément Léger
2025-08-08 15:38 ` [PATCH v6 1/5] riscv: add SBI SSE extension definitions Clément Léger
2025-08-13 9:01 ` Alexandre Ghiti
2025-08-13 10:49 ` Clément Léger
2025-08-08 15:38 ` [PATCH v6 2/5] riscv: add support for SBI Supervisor Software Events extension Clément Léger
2025-08-13 10:09 ` Alexandre Ghiti
2025-08-13 10:47 ` Clément Léger
2025-08-13 11:58 ` Alexandre Ghiti
2025-08-18 9:08 ` [External] " yunhui cui
2025-08-28 10:47 ` Clément Léger
2025-08-08 15:38 ` [PATCH v6 3/5] drivers: firmware: add riscv SSE support Clément Léger
2025-08-12 12:54 ` [External] " yunhui cui
2025-08-12 12:57 ` Clément Léger [this message]
2025-08-13 12:08 ` Alexandre Ghiti
2025-08-28 8:07 ` Clément Léger
2025-08-08 15:38 ` [PATCH v6 4/5] perf: RISC-V: add support for SSE event Clément Léger
2025-08-08 15:38 ` [PATCH v6 5/5] selftests/riscv: add SSE test module Clément Léger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=56c18c70-ebb9-4018-b8b6-9041337bb3c3@rivosinc.com \
--to=cleger@rivosinc.com \
--cc=apatel@ventanamicro.com \
--cc=atishp@atishpatra.org \
--cc=bjorn@rivosinc.com \
--cc=conor.dooley@microchip.com \
--cc=cuiyunhui@bytedance.com \
--cc=hchauhan@ventanamicro.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=luxu.kernel@bytedance.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®