From: Kishon Vijay Abraham I <kishon@ti.com>
To: Niklas Cassel <niklas.cassel@axis.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Jingoo Han <jingoohan1@gmail.com>,
Niklas Cassel <niklass@axis.com>, Arnd Bergmann <arnd@arndb.de>,
Peter Robinson <pbrobinson@gmail.com>,
Jianguo Sun <sunjianguo1@huawei.com>,
Xiaowei Song <songxiaowei@hisilicon.com>,
Tomasz Nowicki <tn@semihalf.com>, Duc Dang <dhdang@apm.com>
Cc: <linux-pci@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v2 07/17] PCI: dwc: dra7xx: Refactor Kconfig and Makefile handling for host/ep mode
Date: Tue, 31 Oct 2017 11:53:46 +0530 [thread overview]
Message-ID: <5cbc1231-736b-c5bd-8d3e-af0cb8fc4f0f@ti.com> (raw)
In-Reply-To: <20171030124221.20690-8-niklas.cassel@axis.com>
On Monday 30 October 2017 06:12 PM, Niklas Cassel wrote:
> The previous handling was a bit unorthodox and would have been a bit
> bloated once more DWC based controllers added support for ep mode.
>
> Signed-off-by: Niklas Cassel <niklas.cassel@axis.com>
Acked-by: Kishon Vijay Abraham I <kishon@ti.com>
> ---
> V2:
> * New patch in this series.
>
> drivers/pci/dwc/Kconfig | 45 ++++++++++++++++++++++-----------------------
> drivers/pci/dwc/Makefile | 4 +---
> 2 files changed, 23 insertions(+), 26 deletions(-)
>
> diff --git a/drivers/pci/dwc/Kconfig b/drivers/pci/dwc/Kconfig
> index 113e09440f85..3954353e3e2e 100644
> --- a/drivers/pci/dwc/Kconfig
> +++ b/drivers/pci/dwc/Kconfig
> @@ -15,39 +15,38 @@ config PCIE_DW_EP
> select PCIE_DW
>
> config PCI_DRA7XX
> - bool "TI DRA7xx PCIe controller"
> - depends on SOC_DRA7XX || COMPILE_TEST
> - depends on (PCI && PCI_MSI_IRQ_DOMAIN) || PCI_ENDPOINT
> - depends on OF && HAS_IOMEM && TI_PIPE3
> - help
> - Enables support for the PCIe controller in the DRA7xx SoC. There
> - are two instances of PCIe controller in DRA7xx. This controller can
> - work either as EP or RC. In order to enable host-specific features
> - PCI_DRA7XX_HOST must be selected and in order to enable device-
> - specific features PCI_DRA7XX_EP must be selected. This uses
> - the DesignWare core.
> -
> -if PCI_DRA7XX
> + bool
>
> config PCI_DRA7XX_HOST
> - bool "PCI DRA7xx Host Mode"
> - depends on PCI
> - depends on PCI_MSI_IRQ_DOMAIN
> + bool "TI DRA7xx PCIe controller Host Mode"
> + depends on SOC_DRA7XX || COMPILE_TEST
> + depends on PCI && PCI_MSI_IRQ_DOMAIN
> + depends on OF && HAS_IOMEM && TI_PIPE3
> select PCIE_DW_HOST
> + select PCI_DRA7XX
> default y
> help
> - Enables support for the PCIe controller in the DRA7xx SoC to work in
> - host mode.
> + Enables support for the PCIe controller in the DRA7xx SoC to work in
> + host mode. There are two instances of PCIe controller in DRA7xx.
> + This controller can work either as EP or RC. In order to enable
> + host-specific features PCI_DRA7XX_HOST must be selected and in order
> + to enable device-specific features PCI_DRA7XX_EP must be selected.
> + This uses the DesignWare core.
>
> config PCI_DRA7XX_EP
> - bool "PCI DRA7xx Endpoint Mode"
> + bool "TI DRA7xx PCIe controller Endpoint Mode"
> + depends on SOC_DRA7XX || COMPILE_TEST
> depends on PCI_ENDPOINT
> + depends on OF && HAS_IOMEM && TI_PIPE3
> select PCIE_DW_EP
> + select PCI_DRA7XX
> help
> - Enables support for the PCIe controller in the DRA7xx SoC to work in
> - endpoint mode.
> -
> -endif
> + Enables support for the PCIe controller in the DRA7xx SoC to work in
> + endpoint mode. There are two instances of PCIe controller in DRA7xx.
> + This controller can work either as EP or RC. In order to enable
> + host-specific features PCI_DRA7XX_HOST must be selected and in order
> + to enable device-specific features PCI_DRA7XX_EP must be selected.
> + This uses the DesignWare core.
>
> config PCIE_DW_PLAT
> bool "Platform bus based DesignWare PCIe Controller"
> diff --git a/drivers/pci/dwc/Makefile b/drivers/pci/dwc/Makefile
> index 54f56f6e9236..260589bd4e1d 100644
> --- a/drivers/pci/dwc/Makefile
> +++ b/drivers/pci/dwc/Makefile
> @@ -2,9 +2,7 @@ obj-$(CONFIG_PCIE_DW) += pcie-designware.o
> obj-$(CONFIG_PCIE_DW_HOST) += pcie-designware-host.o
> obj-$(CONFIG_PCIE_DW_EP) += pcie-designware-ep.o
> obj-$(CONFIG_PCIE_DW_PLAT) += pcie-designware-plat.o
> -ifneq ($(filter y,$(CONFIG_PCI_DRA7XX_HOST) $(CONFIG_PCI_DRA7XX_EP)),)
> - obj-$(CONFIG_PCI_DRA7XX) += pci-dra7xx.o
> -endif
> +obj-$(CONFIG_PCI_DRA7XX) += pci-dra7xx.o
> obj-$(CONFIG_PCI_EXYNOS) += pci-exynos.o
> obj-$(CONFIG_PCI_IMX6) += pci-imx6.o
> obj-$(CONFIG_PCIE_SPEAR13XX) += pcie-spear13xx.o
>
next prev parent reply other threads:[~2017-10-31 6:25 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-30 12:42 [PATCH v2 00/17] dwc MSI fixes, ARTPEC-6 EP mode support, ARTPEC-7 SoC support Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 01/17] PCI: dwc: Use DMA-API for allocating MSI data Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 02/17] PCI: designware-ep: dw_pcie_ep_set_msi() should only set MMC bits Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 03/17] PCI: designware-ep: Read-only registers need DBI_RO_WR_EN to be writable Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 04/17] PCI: designware-ep: Pre-allocate memory for MSI in dw_pcie_ep_init Niklas Cassel
2017-10-31 6:01 ` Kishon Vijay Abraham I
2017-10-31 20:57 ` Niklas Cassel
2017-11-16 17:16 ` Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 05/17] PCI: designware-ep: Remove static keyword from dw_pcie_ep_reset_bar() Niklas Cassel
2017-10-31 5:09 ` Kishon Vijay Abraham I
2017-10-30 12:42 ` [PATCH v2 06/17] PCI: designware-ep: Add generic function for raising MSI irq Niklas Cassel
2017-10-31 6:22 ` Kishon Vijay Abraham I
2017-10-31 21:06 ` Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 07/17] PCI: dwc: dra7xx: Refactor Kconfig and Makefile handling for host/ep mode Niklas Cassel
2017-10-31 6:23 ` Kishon Vijay Abraham I [this message]
2017-10-30 12:42 ` [PATCH v2 08/17] PCI: dwc: dra7xx: Assign pp->ops in dra7xx_add_pcie_port() rather than in probe Niklas Cassel
2017-10-31 8:14 ` Kishon Vijay Abraham I
2017-10-30 12:42 ` [PATCH v2 09/17] PCI: dwc: dra7xx: Add ifdefs for host/ep specific code Niklas Cassel
2017-10-31 8:29 ` Kishon Vijay Abraham I
2017-10-31 21:27 ` Niklas Cassel
2017-10-31 21:38 ` Niklas Cassel
2017-10-31 22:51 ` Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 10/17] PCI: dwc: artpec6: Remove unused defines Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 11/17] PCI: dwc: artpec6: Use BIT and GENMASK macros Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 12/17] PCI: dwc: artpec6: Split artpec6_pcie_establish_link to smaller functions Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 13/17] bindings: PCI: artpec: Add support for endpoint mode Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 14/17] PCI: dwc: artpec6: " Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 15/17] PCI: dwc: Make cpu_addr_fixup take struct dw_pcie as argument Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 16/17] bindings: PCI: artpec: Add support for the ARTPEC-7 SoC Niklas Cassel
2017-10-30 12:42 ` [PATCH v2 17/17] PCI: dwc: artpec6: " Niklas Cassel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5cbc1231-736b-c5bd-8d3e-af0cb8fc4f0f@ti.com \
--to=kishon@ti.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=dhdang@apm.com \
--cc=jingoohan1@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=niklas.cassel@axis.com \
--cc=niklass@axis.com \
--cc=pbrobinson@gmail.com \
--cc=songxiaowei@hisilicon.com \
--cc=sunjianguo1@huawei.com \
--cc=tn@semihalf.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®