From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
Krzysztof Kozlowski <krzk@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,
Vikash Garodia <quic_vgarodia@quicinc.com>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH RFC v2 1/3] arm64: dts: qcom: sm8750: Add Iris VPU v3.5
Date: Tue, 12 Aug 2025 16:39:28 +0200 [thread overview]
Message-ID: <7798fa0f-4786-42d2-913b-b76af91c94bc@linaro.org> (raw)
In-Reply-To: <6ffa8d6f-d5fb-4a94-ab7c-1a923cae1332@oss.qualcomm.com>
On 12/08/2025 16:26, Konrad Dybcio wrote:
> On 8/12/25 4:24 PM, Krzysztof Kozlowski wrote:
>> On 12/08/2025 16:21, Konrad Dybcio wrote:
>>> On 8/6/25 2:38 PM, Krzysztof Kozlowski wrote:
>>>> Add Iris video codec to SM8750 SoC, which comes with significantly
>>>> different powering up sequence than previous SM8650, thus different
>>>> clocks and resets. For consistency keep existing clock and clock-names
>>>> naming, so the list shares common part.
>>>>
>>>> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
>>>>
>>>> ---
>>>
>>> [...]
>>>
>>>> + iris_opp_table: opp-table {
>>>> + compatible = "operating-points-v2";
>>>> +
>>>> + opp-240000000 {
>>>> + opp-hz = /bits/ 64 <240000000>;
>>>> + required-opps = <&rpmhpd_opp_low_svs_d1>,
>>>> + <&rpmhpd_opp_low_svs_d1>;
>>>> + };
>>>> +
>>>> + opp-338000000 {
>>>> + opp-hz = /bits/ 64 <338000000>;
>>>> + required-opps = <&rpmhpd_opp_low_svs>,
>>>> + <&rpmhpd_opp_low_svs>;
>>>> + };
>>>> +
>>>> + opp-420000000 {
>>>> + opp-hz = /bits/ 64 <420000000>;
>>>> + required-opps = <&rpmhpd_opp_svs>,
>>>> + <&rpmhpd_opp_svs>;
>>>> + };
>>>> +
>>>> + opp-444000000 {
>>>> + opp-hz = /bits/ 64 <444000000>;
>>>> + required-opps = <&rpmhpd_opp_svs_l1>,
>>>> + <&rpmhpd_opp_svs_l1>;
>>>> + };
>>>> +
>>>> + opp-533333334 {
>>>> + opp-hz = /bits/ 64 <533333334>;
>>>> + required-opps = <&rpmhpd_opp_nom>,
>>>> + <&rpmhpd_opp_nom>;
>>>> + };
>>>
>>> There's an additional OPP: 570 MHz @ NOM_L1
>>>
>>> +Dmitry, Vikash, please make sure you're OK with the iommu entries
>>
>>
>> That opp has troubles with clock, so would need some fixed in videocc or
>> iris, AFAIK. Otherwise you will just PM OPP failures. I can add it
>> though, at the end DTS should be independent of drivers. :)
>
> Weird, there's an entry in the frequency table for it (well, * 3 the
> rate) and it comes out of the same PLL as other ones.. what sort of
You mean freq_tbl in P_VIDEO_CC_PLL0_OUT_MAIN? Yeah, I also saw that.
> opp failures do you see?
Only:
[ 9.306006] qcom-iris aa00000.video-codec: dev_pm_opp_set_rate:
failed to find OPP for freq 630000000 (-34)
[ 9.316078] qcom-iris aa00000.video-codec: power on failed
[ 9.322001] qcom-iris aa00000.video-codec: core init failed
Best regards,
Krzysztof
next prev parent reply other threads:[~2025-08-12 14:39 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-06 12:38 [PATCH RFC v2 0/3] " Krzysztof Kozlowski
2025-08-06 12:38 ` [PATCH RFC v2 1/3] " Krzysztof Kozlowski
2025-08-12 14:21 ` Konrad Dybcio
2025-08-12 14:24 ` Krzysztof Kozlowski
2025-08-12 14:26 ` Konrad Dybcio
2025-08-12 14:39 ` Krzysztof Kozlowski [this message]
2025-08-12 14:45 ` Krzysztof Kozlowski
2025-08-12 14:54 ` Krzysztof Kozlowski
2025-08-12 14:39 ` Dmitry Baryshkov
2025-08-12 15:31 ` Vikash Garodia
2025-08-13 18:41 ` Dmitry Baryshkov
2025-08-14 5:19 ` Vikash Garodia
2025-08-06 12:38 ` [PATCH DO NOT MERGE RFC v2 2/3] arm64: dts: qcom: sm8750-mtp: Enable Iris codec Krzysztof Kozlowski
2025-08-09 9:42 ` Dmitry Baryshkov
2025-08-11 16:10 ` Bjorn Andersson
2025-08-06 12:38 ` [PATCH DO NOT MERGE RFC v2 3/3] arm64: dts: qcom: sm8750-qrd: " Krzysztof Kozlowski
2025-08-06 14:40 ` [PATCH RFC v2 0/3] arm64: dts: qcom: sm8750: Add Iris VPU v3.5 Rob Herring (Arm)
2025-08-11 16:15 ` Bjorn Andersson
2025-08-11 17:27 ` Neil Armstrong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7798fa0f-4786-42d2-913b-b76af91c94bc@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@oss.qualcomm.com \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=quic_vgarodia@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®