mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Hans Zhang <hans.zhang@cixtech.com>
To: Rob Herring <robh@kernel.org>
Cc: bhelgaas@google.com, lpieralisi@kernel.org, kw@linux.com,
	manivannan.sadhasivam@linaro.org, krzk+dt@kernel.org,
	conor+dt@kernel.org, linux-pci@vger.kernel.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	Manikandan K Pillai <mpillai@cadence.com>
Subject: Re: [PATCH v3 3/6] PCI: cadence: Add header support for PCIe HPA controller
Date: Sat, 12 Apr 2025 23:19:07 +0800	[thread overview]
Message-ID: <78124cca-e10d-4b32-8760-d825ac88dffe@cixtech.com> (raw)
In-Reply-To: <20250411203128.GA3920652-robh@kernel.org>


On 2025/4/12 04:31, Rob Herring wrote:
>> diff --git a/drivers/pci/controller/cadence/pcie-cadence-plat.c b/drivers/pci/controller/cadence/pcie-cadence-plat.c
>> index 0456845dabb9..b24176d4df1f 100644
>> --- a/drivers/pci/controller/cadence/pcie-cadence-plat.c
>> +++ b/drivers/pci/controller/cadence/pcie-cadence-plat.c
>> @@ -24,6 +24,15 @@ struct cdns_plat_pcie {
>>
>>   struct cdns_plat_pcie_of_data {
>>        bool is_rc;
>> +     bool is_hpa;
> 
> These can be bitfields (e.g. "is_rc: 1").
> 

Hi Rob,

Thanks your for reply. Will change.

>> +     u32  ip_reg_bank_off;
>> +     u32  ip_cfg_ctrl_reg_off;
>> +     u32  axi_mstr_common_off;
>> +     u32  axi_slave_off;
>> +     u32  axi_master_off;
>> +     u32  axi_hls_off;
>> +     u32  axi_ras_off;
>> +     u32  axi_dti_off;
>>   };
>>
>>   static const struct of_device_id cdns_plat_pcie_of_match[];
>> @@ -72,6 +81,19 @@ static int cdns_plat_pcie_probe(struct platform_device *pdev)
>>                rc = pci_host_bridge_priv(bridge);
>>                rc->pcie.dev = dev;
>>                rc->pcie.ops = &cdns_plat_ops;
>> +             rc->pcie.is_hpa = data->is_hpa;
>> +             rc->pcie.is_rc = data->is_rc;
>> +
>> +             /* Store all the register bank offsets */
>> +             rc->pcie.cdns_pcie_reg_offsets.ip_reg_bank_off = data->ip_reg_bank_off;
>> +             rc->pcie.cdns_pcie_reg_offsets.ip_cfg_ctrl_reg_off = data->ip_cfg_ctrl_reg_off;
>> +             rc->pcie.cdns_pcie_reg_offsets.axi_mstr_common_off = data->axi_mstr_common_off;
>> +             rc->pcie.cdns_pcie_reg_offsets.axi_master_off = data->axi_master_off;
>> +             rc->pcie.cdns_pcie_reg_offsets.axi_slave_off = data->axi_slave_off;
>> +             rc->pcie.cdns_pcie_reg_offsets.axi_hls_off = data->axi_hls_off;
>> +             rc->pcie.cdns_pcie_reg_offsets.axi_ras_off = data->axi_ras_off;
>> +             rc->pcie.cdns_pcie_reg_offsets.axi_dti_off = data->axi_dti_off;
> 
> Why not just store the match data ptr instead of having 2 copies of the
> information?

Will change.

> 
>> +
>>                cdns_plat_pcie->pcie = &rc->pcie;
>>
>>                ret = cdns_pcie_init_phy(dev, cdns_plat_pcie->pcie);
>> @@ -99,6 +121,19 @@ static int cdns_plat_pcie_probe(struct platform_device *pdev)
>>
>>                ep->pcie.dev = dev;
>>                ep->pcie.ops = &cdns_plat_ops;
>> +             ep->pcie.is_hpa = data->is_hpa;
>> +             ep->pcie.is_rc = data->is_rc;
>> +
>> +             /* Store all the register bank offset */
>> +             ep->pcie.cdns_pcie_reg_offsets.ip_reg_bank_off = data->ip_reg_bank_off;
>> +             ep->pcie.cdns_pcie_reg_offsets.ip_cfg_ctrl_reg_off = data->ip_cfg_ctrl_reg_off;
>> +             ep->pcie.cdns_pcie_reg_offsets.axi_mstr_common_off = data->axi_mstr_common_off;
>> +             ep->pcie.cdns_pcie_reg_offsets.axi_master_off = data->axi_master_off;
>> +             ep->pcie.cdns_pcie_reg_offsets.axi_slave_off = data->axi_slave_off;
>> +             ep->pcie.cdns_pcie_reg_offsets.axi_hls_off = data->axi_hls_off;
>> +             ep->pcie.cdns_pcie_reg_offsets.axi_ras_off = data->axi_ras_off;
>> +             ep->pcie.cdns_pcie_reg_offsets.axi_dti_off = data->axi_dti_off;
>> +
>>                cdns_plat_pcie->pcie = &ep->pcie;
>>
>>                ret = cdns_pcie_init_phy(dev, cdns_plat_pcie->pcie);
>> @@ -150,10 +185,54 @@ static void cdns_plat_pcie_shutdown(struct platform_device *pdev)
>>
>>   static const struct cdns_plat_pcie_of_data cdns_plat_pcie_host_of_data = {
>>        .is_rc = true,
>> +     .is_hpa = false,
>> +     .ip_reg_bank_off = 0x0,
>> +     .ip_cfg_ctrl_reg_off = 0x0,
>> +     .axi_mstr_common_off = 0x0,
>> +     .axi_slave_off = 0x0,
>> +     .axi_master_off = 0x0,
>> +     .axi_hls_off = 0x0,
>> +     .axi_ras_off = 0x0,
>> +     .axi_dti_off = 0x0,
> 
> You can omit anything initialized to 0.

Will change.

Best regards,
Hans

  reply	other threads:[~2025-04-12 15:19 UTC|newest]

Thread overview: 23+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-04-11 10:36 [PATCH v3 0/6] Enhance the PCIe controller driver hans.zhang
2025-04-11 10:36 ` [PATCH v3 1/6] dt-bindings: pci: cadence: Extend compatible for new RP configuration hans.zhang
2025-04-11 19:56   ` Rob Herring
2025-04-14  3:05     ` Manikandan Karunakaran Pillai
2025-04-11 10:36 ` [PATCH v3 2/6] dt-bindings: pci: cadence: Extend compatible for new EP configurations hans.zhang
2025-04-11 10:36 ` [PATCH v3 3/6] PCI: cadence: Add header support for PCIe HPA controller hans.zhang
2025-04-11 20:31   ` Rob Herring
2025-04-12 15:19     ` Hans Zhang [this message]
2025-04-11 10:36 ` [PATCH v3 4/6] PCI: cadence: Add support for PCIe Endpoint " hans.zhang
2025-04-11 10:36 ` [PATCH v3 5/6] PCI: cadence: Add callback functions for RP and EP controller hans.zhang
2025-04-11 20:24   ` Rob Herring
2025-04-12 15:45     ` Hans Zhang
2025-04-12 16:02       ` Hans Zhang
2025-04-14  3:52     ` Manikandan Karunakaran Pillai
2025-04-24  2:58       ` Rob Herring
2025-04-24  3:53         ` Manikandan Karunakaran Pillai
2025-04-24 15:07           ` Rob Herring
2025-04-14  4:13   ` kernel test robot
2025-04-14  7:47   ` kernel test robot
2025-04-14  9:20   ` kernel test robot
2025-04-11 10:36 ` [PATCH v3 6/6] PCI: cadence: Update support for TI J721e boards hans.zhang
2025-04-11 20:25   ` Rob Herring
2025-04-14  3:12     ` Manikandan Karunakaran Pillai

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=78124cca-e10d-4b32-8760-d825ac88dffe@cixtech.com \
    --to=hans.zhang@cixtech.com \
    --cc=bhelgaas@google.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=kw@linux.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=lpieralisi@kernel.org \
    --cc=manivannan.sadhasivam@linaro.org \
    --cc=mpillai@cadence.com \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®