mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Jessica Zhang <quic_jesszhan@quicinc.com>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: Rob Clark <robdclark@gmail.com>, <quic_abhinavk@quicinc.com>,
	Sean Paul <sean@poorly.run>,
	Marijn Suijten <marijn.suijten@somainline.org>,
	"David Airlie" <airlied@gmail.com>,
	Daniel Vetter <daniel@ffwll.ch>,
	"Maarten Lankhorst" <maarten.lankhorst@linux.intel.com>,
	Maxime Ripard <mripard@kernel.org>,
	Thomas Zimmermann <tzimmermann@suse.de>,
	<quic_ebharadw@quicinc.com>, <linux-arm-msm@vger.kernel.org>,
	<dri-devel@lists.freedesktop.org>,
	<freedreno@lists.freedesktop.org>, <linux-kernel@vger.kernel.org>,
	Rob Clark <robdclark@chromium.org>
Subject: Re: [PATCH 08/21] drm/msm/dpu: add CWB entry to catalog for SM8650
Date: Tue, 3 Sep 2024 15:20:47 -0700	[thread overview]
Message-ID: <85022ded-962a-47ac-a083-88db7cd81f0f@quicinc.com> (raw)
In-Reply-To: <audsl366wkyqlizb254haxchirlgycr4wpgmp7sbkmynafivoq@pyanmqyfwj7b>



On 8/30/2024 10:13 AM, Dmitry Baryshkov wrote:
> On Thu, Aug 29, 2024 at 01:48:29PM GMT, Jessica Zhang wrote:
>> From: Esha Bharadwaj <quic_ebharadw@quicinc.com>
>>
>> Add new block for concurrent writeback mux to HW catalog and change
>> pingpong index names to distinguish between general use pingpong blocks
>> and pingpong blocks dedicated for concurrent writeback
> 
> Please split into two commits.

Hi Dmitry,

Sounds good

> 
>>
>> Signed-off-by: Esha Bharadwaj <quic_ebharadw@quicinc.com>
>> Signed-off-by: Jessica Zhang <quic_jesszhan@quicinc.com>
>> ---
>>   .../drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h    | 29 +++++++++++++++++++---
>>   .../gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h |  4 +--
>>   .../gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h |  4 +--
>>   .../drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h   |  4 +--
>>   drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h     | 13 ++++++++++
>>   drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h        |  8 +++---
>>   6 files changed, 48 insertions(+), 14 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h
>> index eb5dfff2ec4f..ce2773029763 100644
>> --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h
>> +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h
>> @@ -252,25 +252,25 @@ static const struct dpu_pingpong_cfg sm8650_pp[] = {
>>   		.merge_3d = MERGE_3D_2,
>>   		.intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
>>   	}, {
>> -		.name = "pingpong_6", .id = PINGPONG_6,
>> +		.name = "pingpong_6", .id = PINGPONG_CWB_0,
> 
> Should we also rename such blocks?

Sure, I can change the name to match the id

Thanks,

Jessica Zhang

> 
>>   		.base = 0x66000, .len = 0,
>>   		.features = BIT(DPU_PINGPONG_DITHER),
>>   		.sblk = &sc7280_pp_sblk,
>>   		.merge_3d = MERGE_3D_3,
> 
> 
> -- 
> With best wishes
> Dmitry

  reply	other threads:[~2024-09-03 22:21 UTC|newest]

Thread overview: 59+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-08-29 20:48 [PATCH 00/21] drm/msm/dpu: Add Concurrent Writeback Support for DPU 10.x+ Jessica Zhang
2024-08-29 20:48 ` [PATCH 01/21] drm: add clone mode check for CRTC Jessica Zhang
2024-08-29 20:48 ` [PATCH 02/21] drm: print clone mode status in atomic state Jessica Zhang
2024-08-30 16:38   ` Dmitry Baryshkov
2024-08-30 19:42     ` Jessica Zhang
2024-08-29 20:48 ` [PATCH 03/21] drm/msm/dpu: get rid of struct dpu_rm_requirements Jessica Zhang
2024-08-29 20:48 ` [PATCH 04/21] drm/msm/dpu: switch RM to use crtc_id rather than enc_id for allocation Jessica Zhang
2024-08-29 20:48 ` [PATCH 05/21] drm/msm/dpu: move resource allocation to CRTC Jessica Zhang
2024-08-30 16:42   ` Dmitry Baryshkov
2024-08-30 17:01     ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 06/21] drm/msm/dpu: fill CRTC resources in dpu_crtc.c Jessica Zhang
2024-08-29 20:48 ` [PATCH 07/21] drm/msm/dpu: Check CRTC encoders are valid clones Jessica Zhang
2024-08-30 17:00   ` Dmitry Baryshkov
2024-09-03 22:18     ` Jessica Zhang
2024-09-04 18:41       ` Dmitry Baryshkov
2024-09-04 19:23         ` Ville Syrjälä
2024-08-29 20:48 ` [PATCH 08/21] drm/msm/dpu: add CWB entry to catalog for SM8650 Jessica Zhang
2024-08-30 17:13   ` Dmitry Baryshkov
2024-09-03 22:20     ` Jessica Zhang [this message]
2024-08-29 20:48 ` [PATCH 09/21] drm/msm/dpu: add devcoredumps for cwb registers Jessica Zhang
2024-08-30 17:02   ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 10/21] drm/msm/dpu: add CWB support to dpu_hw_wb Jessica Zhang
2024-08-30 17:41   ` Dmitry Baryshkov
2024-09-03 22:22     ` Jessica Zhang
2024-08-29 20:48 ` [PATCH 11/21] drm/msm/dpu: Add RM support for allocating CWB Jessica Zhang
2024-08-30 17:18   ` Dmitry Baryshkov
2024-08-30 19:28     ` Jessica Zhang
2024-08-30 22:16       ` Dmitry Baryshkov
2024-09-04  1:04         ` Jessica Zhang
2024-09-05 13:30           ` Dmitry Baryshkov
2024-09-06 16:53             ` Jessica Zhang
2024-09-06 17:58               ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 12/21] drm/msm/dpu: Add CWB to msm_display_topology Jessica Zhang
2024-08-30 17:21   ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 13/21] drm/msm/dpu: Require modeset if clone mode status changes Jessica Zhang
2024-08-30 17:22   ` Dmitry Baryshkov
2024-09-02 13:36   ` Daniel Vetter
2024-09-02 19:20     ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 14/21] drm/msm/dpu: Reserve resources for CWB Jessica Zhang
2024-08-30 17:25   ` Dmitry Baryshkov
2024-08-30 20:28     ` Jessica Zhang
2024-08-30 22:27       ` Dmitry Baryshkov
2024-09-04 22:15         ` Jessica Zhang
2024-08-29 20:48 ` [PATCH 15/21] drm/msm/dpu: Configure CWB in writeback encoder Jessica Zhang
2024-08-30 17:47   ` Dmitry Baryshkov
2024-08-30 20:28     ` Jessica Zhang
2024-08-30 22:57       ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 16/21] drm/msm/dpu: Program hw_ctl to support CWB Jessica Zhang
2024-08-30 17:29   ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 17/21] drm/msm/dpu: Adjust writeback phys encoder setup for CWB Jessica Zhang
2024-08-30 17:30   ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 18/21] drm/msm/dpu: Start frame done timer after encoder kickoff Jessica Zhang
2024-08-30 17:31   ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 19/21] drm/msm/dpu: Skip trigger flush and start for CWB Jessica Zhang
2024-08-30 17:33   ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 20/21] drm/msm/dpu: Reorder encoder kickoff " Jessica Zhang
2024-08-30 17:35   ` Dmitry Baryshkov
2024-08-29 20:48 ` [PATCH 21/21] drm/msm/dpu: Set possible clones for all encoders Jessica Zhang
2024-08-30 17:39   ` Dmitry Baryshkov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=85022ded-962a-47ac-a083-88db7cd81f0f@quicinc.com \
    --to=quic_jesszhan@quicinc.com \
    --cc=airlied@gmail.com \
    --cc=daniel@ffwll.ch \
    --cc=dmitry.baryshkov@linaro.org \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=freedreno@lists.freedesktop.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=maarten.lankhorst@linux.intel.com \
    --cc=marijn.suijten@somainline.org \
    --cc=mripard@kernel.org \
    --cc=quic_abhinavk@quicinc.com \
    --cc=quic_ebharadw@quicinc.com \
    --cc=robdclark@chromium.org \
    --cc=robdclark@gmail.com \
    --cc=sean@poorly.run \
    --cc=tzimmermann@suse.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®