mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Dinh Nguyen <dinguyen@kernel.org>
To: tze.yee.ng@altera.com, Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 0/6] arm64: dts: socfpga: enable SD UHS and eMMC DDR modes on Agilex5/Agilex3 SoCDK
Date: Mon, 5 Oct 2026 09:20:22 -0500	[thread overview]
Message-ID: <89e030b9-726d-4fe2-a814-491854ff3113@kernel.org> (raw)
In-Reply-To: <cover.1790151203.git.tze.yee.ng@altera.com>



On 9/23/26 03:22, tze.yee.ng@altera.com wrote:
> From: Tze Yee Ng <tze.yee.ng@altera.com>
> 
> This series enables higher-speed SD/MMC modes on the Agilex5 and Agilex3
> SoC development kits.
> 
> Patch 1 adds the shared DDR50 read-path tuning defaults to the Agilex5
> sdmmc node (also inherited by Agilex3). Patches 2-3 enable SD DDR50 and
> 1.8V eMMC DDR on the Agilex5 SoCDK. Patches 4-6 bring up the micro-SD
> slot (regulators + SDR104/DDR50) on the Agilex5 SoCDK modular, Agilex5
> SoCDK 013B and Agilex3 SoCDK.
> 
> Depends on the SD6HC DDR read-path tuning series [1], which adds the
> sdhci-cadence driver and the dt-bindings for the cdns,ddr50-* properties
> used here; please apply it first.
> 
> [1] https://lore.kernel.org/all/cover.1790074790.git.tze.yee.ng@altera.com/
> 
> Tze Yee Ng (6):
>    arm64: dts: socfpga: agilex5: add DDR50 read-path tuning to sdmmc
>    arm64: dts: socfpga: agilex5: enable SD UHS DDR50 on SoCDK
>    arm64: dts: socfpga: agilex5: enable eMMC 1.8V DDR on SoCDK eMMC
>    arm64: dts: socfpga: agilex5: enable SD card on SoCDK modular
>    arm64: dts: socfpga: agilex5: enable SD card on SoCDK 013B
>    arm64: dts: socfpga: agilex3: enable SD card on SoCDK
> 

I can't take any of these until the SDMMC bindings are accepted.

Dinh

      parent reply	other threads:[~2026-10-05 14:20 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-09-23  8:22 tze.yee.ng
2026-09-23  8:22 ` [PATCH 1/6] arm64: dts: socfpga: agilex5: add DDR50 read-path tuning to sdmmc tze.yee.ng
2026-10-05 13:58   ` Dinh Nguyen
2026-09-23  8:22 ` [PATCH 2/6] arm64: dts: socfpga: agilex5: enable SD UHS DDR50 on SoCDK tze.yee.ng
2026-09-23  8:22 ` [PATCH 3/6] arm64: dts: socfpga: agilex5: enable eMMC 1.8V DDR on SoCDK eMMC tze.yee.ng
2026-09-23  8:22 ` [PATCH 4/6] arm64: dts: socfpga: agilex5: enable SD card on SoCDK modular tze.yee.ng
2026-09-23  8:22 ` [PATCH 5/6] arm64: dts: socfpga: agilex5: enable SD card on SoCDK 013B tze.yee.ng
2026-09-23  8:22 ` [PATCH 6/6] arm64: dts: socfpga: agilex3: enable SD card on SoCDK tze.yee.ng
2026-10-05 14:20 ` Dinh Nguyen [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=89e030b9-726d-4fe2-a814-491854ff3113@kernel.org \
    --to=dinguyen@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=robh@kernel.org \
    --cc=tze.yee.ng@altera.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®