From: Krzysztof Kozlowski <krzk@kernel.org>
To: Harendra Gautam <harendra.gautam@oss.qualcomm.com>
Cc: Srinivas Kandagatla <srini@kernel.org>,
Mark Brown <broonie@kernel.org>,
Liam Girdwood <lgirdwood@gmail.com>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Jaroslav Kysela <perex@perex.cz>, Takashi Iwai <tiwai@suse.com>,
Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>,
linux-sound@vger.kernel.org, linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Prasad Kumpatla <prasad.kumpatla@oss.qualcomm.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>,
Sarath Ganapathiraju <sarath.ganapathiraju@oss.qualcomm.com>,
Kumar Anurag Singh <kumar.singh@oss.qualcomm.com>,
Mohammad Rafi Shaik <mohammad.rafi.shaik@oss.qualcomm.com>
Subject: Re: [PATCH v4 01/10] ASoC: dt-bindings: qcom,shikra-qaif-cpu: Add binding
Date: Mon, 7 Sep 2026 14:17:04 +0200 [thread overview]
Message-ID: <934b1e87-3ebe-4a6c-a925-6b3993cdcec7@kernel.org> (raw)
In-Reply-To: <CAC-tS8BVw6hbgA82V1mYL_3CG4Jdodr-DQbGfM4FzMMdCLbc0g@mail.gmail.com>
On 07/09/2026 13:43, Harendra Gautam wrote:
>>> + clock-names:
>>> + description:
>>> + The first five clocks are always required. Any further entries are the
>>> + per-AIF bit clocks (aif_if<N>_ibit), supplied in order starting from
>>> + AIF interface 0 for as many serial AIF interfaces as the board uses.
>>
>> Who provides these clocks? Your example DTS suggests that another SoC
>> block, so how these clocks could be optional? Either they are in the
>> hardware or they are not. Hardware is not really flexible.
> The clocks are provided by the GCC/LPASS clock controller, referenced
> via phandles in the DTS example. The distinction between required and
> optional is based on usage, not hardware presence. The 5 required
> clocks (lpass_config, lpass_core_axim, bus, dma, dma_mem) are needed
> for any register access and DMA operation, the hardware block cannot
> function without them. The per-interface bit clocks
> (aif_if0_ibit..aif_if3_ibit) are only needed when the corresponding
> AIF interface is actually used; a board may instantiate QAIF with
> fewer than 4 active interfaces, in which case the unused interface
> clocks need not be enabled. All four Shikra AIF interface clocks are
> listed in the example because Shikra has 4 physical interfaces, but
> the binding intentionally allows subsets for future SoCs or board
> configurations where not all interfaces are wired up.
If the board does not need to enable them, then driver should simply not
do that. The clocks are still there, so the clocks are required.
Best regards,
Krzysztof
next prev parent reply other threads:[~2026-09-07 12:17 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-03 7:28 [PATCH v4 00/10] ASoC: qcom: Add QAIF driver for Shikra audio platform Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 01/10] ASoC: dt-bindings: qcom,shikra-qaif-cpu: Add binding Harendra Gautam
2026-09-07 8:30 ` Krzysztof Kozlowski
2026-09-07 8:33 ` Krzysztof Kozlowski
2026-09-07 11:47 ` Harendra Gautam
2026-09-07 11:43 ` Harendra Gautam
2026-09-07 12:16 ` Mark Brown
2026-09-07 12:17 ` Krzysztof Kozlowski [this message]
2026-09-07 14:45 ` Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 02/10] ASoC: qcom: Add QAIF shared data structures and variant interface Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 03/10] ASoC: qcom: Add QAIF hardware register map Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 04/10] ASoC: qcom: Add QAIF CPU DAI ops, regmap, DT parsing and platform init Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 05/10] ASoC: soc-core: Add snd_soc_of_xlate_dai_name() generic helper Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 06/10] ASoC: qcom: Switch lpass-cpu and qaif-cpu to snd_soc_of_xlate_dai_name() Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 07/10] ASoC: qcom: Add QAIF PCM operations Harendra Gautam
2026-09-03 19:34 ` Mark Brown
2026-09-07 4:36 ` Harendra Gautam
2026-09-03 7:28 ` [PATCH v4 08/10] ASoC: qcom: Add QAIF IRQ handling, suspend/resume and platform register Harendra Gautam
2026-09-03 7:29 ` [PATCH v4 09/10] ASoC: qcom: Add Shikra QAIF support Harendra Gautam
2026-09-03 7:29 ` [PATCH v4] MAINTAINERS: Add Qualcomm QAIF driver entry Harendra Gautam
2026-09-09 5:04 ` kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=934b1e87-3ebe-4a6c-a925-6b3993cdcec7@kernel.org \
--to=krzk@kernel.org \
--cc=broonie@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=harendra.gautam@oss.qualcomm.com \
--cc=krzk+dt@kernel.org \
--cc=krzysztof.kozlowski@oss.qualcomm.com \
--cc=kumar.singh@oss.qualcomm.com \
--cc=kuninori.morimoto.gx@renesas.com \
--cc=lgirdwood@gmail.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sound@vger.kernel.org \
--cc=mohammad.rafi.shaik@oss.qualcomm.com \
--cc=perex@perex.cz \
--cc=prasad.kumpatla@oss.qualcomm.com \
--cc=robh@kernel.org \
--cc=sarath.ganapathiraju@oss.qualcomm.com \
--cc=srini@kernel.org \
--cc=tiwai@suse.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®