mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Andrew Lunn <andrew@lunn.ch>
To: Justin Lai <justinlai0215@realtek.com>
Cc: "kuba@kernel.org" <kuba@kernel.org>,
	"davem@davemloft.net" <davem@davemloft.net>,
	"edumazet@google.com" <edumazet@google.com>,
	"pabeni@redhat.com" <pabeni@redhat.com>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"netdev@vger.kernel.org" <netdev@vger.kernel.org>
Subject: Re: [PATCH net-next v3 1/2] net/ethernet/realtek: Add Realtek automotive PCIe driver code
Date: Mon, 21 Aug 2023 15:12:54 +0200	[thread overview]
Message-ID: <97f3744d-afbf-4562-9168-5b9e211fac1f@lunn.ch> (raw)
In-Reply-To: <6d35d56f78b7452b9330c3257748fa3c@realtek.com>

> Sorry, please allow me to explain again.
> The RTL90xx Series supports I2C, MDC/MDIO and SPI slave to access the registers of Ethernet Switch Core and the external CPU could manage it via these pins.

I was wondering if you had mis-understood my question. The bus
'master' is the device which controls the bus. SPI and MDIO has one
bus master, and there can be multiple clients on the bus. I2C in
theory can have multiple bus masters on one bus, bit it is not done
too often. Your switch is a client.

So my question was, are the bus masters also on PCIE enpoints within
the chip. From an architecture standpoint, it would make sense they
are, all you need is one 4x PCIE slot, and this chip gives you
everything you need. But you can also make use of the SoCs I2C, SPI or
MDIO bus.

    Andrew

  reply	other threads:[~2023-08-21 13:14 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-08-15 14:37 [PATCH net-next v3 0/2] Add Realtek automotive PCIe driver Justin Lai
2023-08-15 14:37 ` [PATCH net-next v3 1/2] net/ethernet/realtek: Add Realtek automotive PCIe driver code Justin Lai
2023-08-15 15:33   ` Andrew Lunn
2023-08-17  7:32     ` Justin Lai
2023-08-17 12:22       ` Andrew Lunn
2023-08-18 11:56         ` Justin Lai
2023-08-18 12:16           ` Andrew Lunn
2023-08-21  5:31             ` Justin Lai
2023-08-21 13:12               ` Andrew Lunn [this message]
2023-08-21 15:07                 ` Justin Lai
2023-08-21 17:21                   ` Andrew Lunn
2023-08-22  3:26                     ` Justin Lai
2023-08-17 15:53   ` Jakub Kicinski
2023-08-18  6:44     ` Justin Lai
2023-08-15 14:37 ` [PATCH net-next v3 2/2] MAINTAINERS: Add the rtase ethernet driver entry Justin Lai

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=97f3744d-afbf-4562-9168-5b9e211fac1f@lunn.ch \
    --to=andrew@lunn.ch \
    --cc=davem@davemloft.net \
    --cc=edumazet@google.com \
    --cc=justinlai0215@realtek.com \
    --cc=kuba@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=netdev@vger.kernel.org \
    --cc=pabeni@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®