mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Dinh Nguyen <dinguyen@kernel.org>
Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [RESEND PATCH 1/2] dt-bindings: soc: altera: Move altera.yaml from arm to soc
Date: Wed, 3 Dec 2025 08:30:28 +0100	[thread overview]
Message-ID: <9a28308b-2ca6-4206-a22d-9615cd1dfabb@kernel.org> (raw)
In-Reply-To: <054158a2-eb47-48a4-ba4c-0bcf7703e0e3@kernel.org>

On 02/12/2025 22:04, Dinh Nguyen wrote:
> 
> 
> On 11/26/25 03:46, Krzysztof Kozlowski wrote:
>> On Tue, Nov 25, 2025 at 07:40:02AM -0600, Dinh Nguyen wrote:
>>> All Altera boards can hosts soft core CPUs like NIOS V or a RISC V, so
>>
>> Please send it with the user of this change, so with DTS for RISC-V or
>> NIOS-V.
>>
>> This alone is not really correct, if all compatibles here are for ARM
>> and nothing in commit msg said that any compatible is not for ARM...
>> unless you claim that each of these SoCs are multi-arch?
>>
> 
> The SoCFPGA devices can house both the hardened ARM cluster running 

But "can" does not mean "does". None of the boards here do host. If they
do, it must be clearly expressed that you documented RISC-V under ARM.

> simultaneously with a number of soft Nios V cores in the FPGA fabric. 
> They may be running independently or working together through shared 
> memory or shared peripheral IO. I think that would be a qualify as a 
> multi-arch device.

Again, we speak ONLY about these few, very specific boards. Not SoCs.

> 
>  From what we've seen of multi-arch use cases, there are separate DTS 
> files for the soft-core CPU unit. Can you elaborate by what DTS you'd 
> like to see to accomodate this change?

We do not discuss DTS at all here.

Best regards,
Krzysztof

      reply	other threads:[~2025-12-03  7:30 UTC|newest]

Thread overview: 7+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-11-25 13:40 Dinh Nguyen
2025-11-25 13:40 ` [RESEND PATCH 2/2] dt-bindings: soc: altera: combine Intel's SoCFPGA into altera.yaml Dinh Nguyen
2025-11-26  9:49   ` Krzysztof Kozlowski
2025-12-01 12:26     ` Dinh Nguyen
2025-11-26  9:46 ` [RESEND PATCH 1/2] dt-bindings: soc: altera: Move altera.yaml from arm to soc Krzysztof Kozlowski
2025-12-02 21:04   ` Dinh Nguyen
2025-12-03  7:30     ` Krzysztof Kozlowski [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=9a28308b-2ca6-4206-a22d-9615cd1dfabb@kernel.org \
    --to=krzk@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=dinguyen@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®