mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Richard Cochran <richardcochran@gmail.com>
To: Jakub Kicinski <kuba@kernel.org>
Cc: Naveen Mamindlapalli <naveenm@marvell.com>,
	davem@davemloft.net, edumazet@google.com, pabeni@redhat.com,
	netdev@vger.kernel.org, linux-kernel@vger.kernel.org,
	sgoutham@marvell.com
Subject: Re: [net-next PATCH v2 0/4] Add PTP support for CN10K silicon
Date: Wed, 3 Aug 2022 20:08:50 -0700	[thread overview]
Message-ID: <Yus4QrgERE9yR9WG@hoboy.vegasvil.org> (raw)
In-Reply-To: <20220802214420.10e3750f@kernel.org>

On Tue, Aug 02, 2022 at 09:44:20PM -0700, Jakub Kicinski wrote:
> On Tue, 2 Aug 2022 12:14:39 -0700 Jakub Kicinski wrote:
> > On Sat, 30 Jul 2022 17:27:54 +0530 Naveen Mamindlapalli wrote:
> > > This patchset adds PTP support for CN10K silicon, specifically
> > > to workaround few hardware issues and to add 1-step mode.  
> > 
> > Hi Richard, any thoughts on this one? We have to make a go/no-go
> > decision on it for 6.0.
> 
> Oh, well. These will have to wait until after the merge window then :(

FWIW - I'm okay with any PTP patches that are about specific hardware
drivers.  When I can, I'll review them for proper use of the core
layer, locking, etc, but at the end of the day, only the people
holding the data sheet know how to talk to the hardware.

Patches that touch the core layer are another story.  These need
careful review by me and other.  (Obviously)

Thanks,
Richard

  reply	other threads:[~2022-08-04  3:08 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-07-30 11:57 Naveen Mamindlapalli
2022-07-30 11:57 ` [net-next PATCH v2 1/4] octeontx2-af: return correct ptp timestamp " Naveen Mamindlapalli
2022-07-30 11:57 ` [net-next PATCH v2 2/4] octeontx2-pf: Add support for ptp 1-step mode on " Naveen Mamindlapalli
2022-07-30 11:57 ` [net-next PATCH v2 3/4] octeontx2-af: Add PTP PPS Errata workaround " Naveen Mamindlapalli
2022-07-30 11:57 ` [net-next PATCH v2 4/4] octeontx2-af: Initialize PTP_SEC_ROLLOVER register properly Naveen Mamindlapalli
2022-08-02 19:14 ` [net-next PATCH v2 0/4] Add PTP support for CN10K silicon Jakub Kicinski
2022-08-03  4:44   ` Jakub Kicinski
2022-08-04  3:08     ` Richard Cochran [this message]
2022-08-04 16:06       ` Jakub Kicinski

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=Yus4QrgERE9yR9WG@hoboy.vegasvil.org \
    --to=richardcochran@gmail.com \
    --cc=davem@davemloft.net \
    --cc=edumazet@google.com \
    --cc=kuba@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=naveenm@marvell.com \
    --cc=netdev@vger.kernel.org \
    --cc=pabeni@redhat.com \
    --cc=sgoutham@marvell.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®