mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Beata Michalska <beata.michalska@arm.com>
To: Xuewen Yan <xuewen.yan94@gmail.com>
Cc: linux-arm-kernel@lists.infradead.org, Vladimir.Murzin@arm.com,
	catalin.marinas@arm.com, will@kernel.org, suzuki.poulose@arm.com,
	James.Morse@arm.com, seanwang1@lenovo.com,
	linux-kernel@vger.kernel.org, Xuewen Yan <xuewen.yan@unisoc.com>
Subject: Re: [PATCH v4 0/2] arm64: errata: Share broken AMU constant-counter handling
Date: Tue, 3 Nov 2026 13:55:23 +0100	[thread overview]
Message-ID: <aunZu2vEPjsFPutU@arm.com> (raw)
In-Reply-To: <CAB8ipk-3pec4PCteA8+moHveHobE4FZgHbc4WnpKkJRyt=Vwgg@mail.gmail.com>

On Tue, Oct 27, 2026 at 02:40:00PM +0800, Xuewen Yan wrote:
Hi,
> Hi Beata,
> 
> Sorry for the late reply.
> 
> On Thu, Oct 1, 2026 at 5:00 PM Beata Michalska <beata.michalska@arm.com> wrote:
> >
> > This series factors out the existing Cortex-A510 erratum 2457168 AMU constant
> > counter workaround into a generic broken AMU constant-counter capability,
> > then wires Cortex-A725 erratum 3821522 into the same handling.
> >
> 
> Has this patch only been applied to the A510 and A725 so far? As far
> as I know, no chip has received a fix for this issue yet, including
> the C1-Pro...
> 
Will send an update shortly.

---
BR
Beata
> Thanks!
> > ---
> > v4:
> > - use midr range instead of multi cap list
> > - reword comment to be more generic
> >
> > v3:
> > - splitted the commit and droped changes for cpucap_is_possible
> > ---
> >
> > Beata Michalska (2):
> >   arm64: errata: Factor out broken AMU const counter cap
> >   arm64: errata: Add Cortex-A725 erratum 3821522 workaround
> >
> >  Documentation/arch/arm64/silicon-errata.rst |  2 ++
> >  arch/arm64/Kconfig                          | 30 +++++++++++++++++++++
> >  arch/arm64/kernel/cpu_errata.c              | 24 ++++++++++++-----
> >  arch/arm64/kernel/cpufeature.c              |  2 +-
> >  arch/arm64/kernel/topology.c                | 16 ++++++-----
> >  arch/arm64/tools/cpucaps                    |  2 +-
> >  6 files changed, 61 insertions(+), 15 deletions(-)
> >
> > --
> > 2.43.0
> >

      reply	other threads:[~2026-11-03 12:55 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-01  9:00 Beata Michalska
2026-10-01  9:00 ` [PATCH v4 1/2] arm64: errata: Factor out broken AMU const counter cap Beata Michalska
2026-10-01 12:10   ` Vladimir Murzin
2026-10-01  9:00 ` [PATCH v4 2/2] arm64: errata: Add Cortex-A725 erratum 3821522 workaround Beata Michalska
2026-10-01 12:12   ` Vladimir Murzin
2026-10-01 11:42 ` [PATCH v4 0/2] arm64: errata: Share broken AMU constant-counter handling Will Deacon
2026-10-01 12:14   ` Vladimir Murzin
2026-10-01 15:50 ` Will Deacon
2026-10-27  6:40 ` Xuewen Yan
2026-11-03 12:55   ` Beata Michalska [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=aunZu2vEPjsFPutU@arm.com \
    --to=beata.michalska@arm.com \
    --cc=James.Morse@arm.com \
    --cc=Vladimir.Murzin@arm.com \
    --cc=catalin.marinas@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=seanwang1@lenovo.com \
    --cc=suzuki.poulose@arm.com \
    --cc=will@kernel.org \
    --cc=xuewen.yan94@gmail.com \
    --cc=xuewen.yan@unisoc.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®