From: evon.chiam@altera.com
To: Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Dinh Nguyen <dinguyen@kernel.org>
Cc: Brian Masney <bmasney@redhat.com>,
Adrian Ng Ho Yin <adrian.ho.yin.ng@altera.com>,
linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v2 0/3] clk: socfpga: add Agilex72 clock manager support
Date: Tue, 29 Sep 2026 17:38:11 +0800 [thread overview]
Message-ID: <cover.1790661931.git.evon.chiam@altera.com> (raw)
From: "Chiam, Evon" <evon.chiam@altera.com>
This series adds clock manager support for the Altera SoCFPGA Agilex72
platform: the devicetree binding and clock ID header, the clock manager
driver, and the devicetree changes that instantiate it on the Agilex72
SoC and the SoCDK board.
The Agilex72 clock manager exposes multiple register regions (clkmgr and
three GPPLLs) and provides the peripheral clocks used by the SoC. The
driver registers the PLL, peripheral, and gate clock tree, while the DT
describes the external input references and the clock manager node.
Changes in v2:
- Dropped "dt-bindings: arm: altera: fix Agilex72 compatible vendor
prefix" and "arm64: dts: altera: move Agilex72 DT and use altr
prefix". The Agilex72 SoC and board compatible strings keep the
"intel," prefix and the devicetree stays in dts/intel. Moving the
SoCFPGA devicetrees is handled by a separate series:
https://lore.kernel.org/r/cover.1789123511.git.evon.chiam@altera.com
- Reworked the clock manager driver following review; see the per-patch
changelogs.
- Link to v1: https://lore.kernel.org/r/cover.1786006669.git.evon.chiam@altera.com
Chiam, Evon (3):
dt-bindings: clock: altr,agilex72-clkmgr: add Agilex72 clock manager
clk: socfpga: agilex72: add clock manager driver for Agilex72
arm64: dts: socfpga: agilex72: add clock manager support
.../bindings/clock/altr,agilex72-clkmgr.yaml | 76 +
.../boot/dts/intel/socfpga_agilex72.dtsi | 44 +-
.../boot/dts/intel/socfpga_agilex72_socdk.dts | 12 +
drivers/clk/socfpga/Kconfig | 3 +-
drivers/clk/socfpga/Makefile | 2 +-
drivers/clk/socfpga/clk-agilex72.c | 1299 +++++++++++++++++
.../dt-bindings/clock/altr,agilex72-clkmgr.h | 115 ++
7 files changed, 1545 insertions(+), 6 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/altr,agilex72-clkmgr.yaml
create mode 100644 drivers/clk/socfpga/clk-agilex72.c
create mode 100644 include/dt-bindings/clock/altr,agilex72-clkmgr.h
--
2.43.7
next reply other threads:[~2026-09-29 9:39 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-29 9:38 evon.chiam [this message]
2026-09-29 9:38 ` [PATCH v2 3/3] arm64: dts: socfpga: agilex72: add " evon.chiam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1790661931.git.evon.chiam@altera.com \
--to=evon.chiam@altera.com \
--cc=adrian.ho.yin.ng@altera.com \
--cc=bmasney@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dinguyen@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®