From: "Chang S. Bae" <chang.seok.bae@intel.com>
To: Borislav Petkov <bp@alien8.de>
Cc: <linux-kernel@vger.kernel.org>, <x86@kernel.org>,
<tglx@kernel.org>, <mingo@redhat.com>,
<dave.hansen@linux.intel.com>, <hpa@zytor.com>,
<andrew.cooper3@citrix.com>, <arjan.van.de.ven@intel.com>,
<sohil.mehta@intel.com>, <stable@vger.kernel.org>
Subject: Re: [PATCH v2] x86/microcode/intel: Reject problematic loading on Granite Rapids systems
Date: Tue, 8 Sep 2026 17:39:20 -0700 [thread overview]
Message-ID: <d5ea0c8a-0518-4fc6-9d5f-9062acad45a5@intel.com> (raw)
In-Reply-To: <20260909001309.GGaqCklY8mNHjyJsH_@fat_crate.local>
On 9/8/2026 5:13 PM, Borislav Petkov wrote:
> On Tue, Sep 08, 2026 at 10:32:09PM +0000, Chang S. Bae wrote:
>> Microcode updates can usually jump revisions. However, there is an
>> erratum on Granite Rapids systems. If they "jump over" to revision
>> 0x1000405 or later, they result in #MC.
>>
>> Prevent loading 0x1000405 or later unless the running revision is already
>> at least 0x1000405. Apply this blocking to both early- and late-loading
>> paths.
>
> People have got to stop explaining the patch in the commit message. That
> should be obvious from the diff. If you have to explain it then there is
> something very non-obvious here which I don't see it...
... If they "jump over" to revision 0x1000405 or later, they result in
#MC. Avoid it.
>>
>> +static bool revision_banned(struct cpu_signature *sig, u32 rev)
>
> I like Andy's naming:
>
> https://lore.kernel.org/xen-devel/20260908171525.3196765-1-andrew.cooper3@citrix.com/T/#u
>
> ...is_safe is much better than banned.
s/revision_banned/revision_is_safe/ in V3.
>
>> +{
>> + u32 vfm = IFM(x86_family(sig->sig), x86_model(sig->sig));
>> +
>> + /*
>> + * Revision 0x1000405 contains prerequisite changes for subsequent
>> + * microcode updates on Granite Rapids systems. Updates directly from
>> + * an older revision to this or a newer one can result in #MC. This is
>> + * documented item GNR98, #835486 (Intel Xeon 6900/6700/6500-Series
>> + * Processors with P-Cores).
>> + */
>
> What dhansen said - keep this short'n'sweet.
Will replace the above with Dave's.
>
>> + if (vfm == INTEL_GRANITERAPIDS_X &&
>> + x86_stepping(sig->sig) == 1 &&
>> + sig->pf & 0x95 &&
>> + sig->rev < 0x1000405 &&
>> + rev >= 0x1000405) {
>> + if (rev == 0x1000405)
>
> I also like Andy's testing of the patch revs:
>
> + ((cpu_sig->rev < 0x01000380 && mc->rev >= 0x01000405) ||
> + (cpu_sig->rev < 0x01000405 && mc->rev > 0x01000405)) )
Let me double-check this with ucode folks, first. Then will take.
>
>> + pr_err_once("Erratum GNR98: revision 0x1000405 is not loadable.\n");
>> + else
>> + pr_err_once("Erratum GNR98: revision 0x1000405 is required before 0x%x.\n", rev);
> > And you don't need those semi-identical strings here.
pr_err_once("Erratum GNR98: skipping revision 0x%x.\n", rev);
Yeah, overall I can hear "keep it simple & short" messages.
Thanks,
Chang
next prev parent reply other threads:[~2026-09-09 0:39 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-01 23:16 [PATCH 0/8] x86/microcode: Address GNR errata and follow-up Chang S. Bae
2026-09-01 23:16 ` [PATCH 1/8] x86/microcode/intel: Reject problematic loading on GNR systems Chang S. Bae
2026-09-02 13:11 ` Sohil Mehta
2026-09-02 13:21 ` Van De Ven, Arjan
2026-09-08 23:03 ` Chang S. Bae
2026-09-02 14:23 ` Dave Hansen
2026-09-03 1:51 ` Borislav Petkov
2026-09-03 21:04 ` Chang S. Bae
2026-09-08 22:32 ` [PATCH v2] x86/microcode/intel: Reject problematic loading on Granite Rapids systems Chang S. Bae
2026-09-08 23:16 ` Dave Hansen
2026-09-09 0:13 ` Borislav Petkov
2026-09-09 0:39 ` Chang S. Bae [this message]
2026-09-09 0:14 ` Andrew Cooper
2026-09-01 23:16 ` [PATCH 2/8] x86/microcode: Solidify base_rev= option parsing Chang S. Bae
2026-09-01 23:16 ` [PATCH 3/8] x86/microcode: Accept a boolean for force_minrev parameter Chang S. Bae
2026-09-01 23:16 ` [PATCH 4/8] x86/microcode: Mark early_data __initdata Chang S. Bae
2026-09-01 23:16 ` [PATCH RFC 5/8] x86/microcode: Decouple minimum revision check from late loading Chang S. Bae
2026-09-01 23:16 ` [PATCH RFC 6/8] x86/microcode/intel: Apply minimum revision check to early loading Chang S. Bae
2026-09-01 23:16 ` [PATCH RFC 7/8] x86/microcode: Introduce iterative late loading Chang S. Bae
2026-09-01 23:16 ` [PATCH RFC 8/8] x86/microcode/intel: Select the lowest loadable revision for iterative loading Chang S. Bae
2026-09-08 23:07 ` [PATCH 0/8] x86/microcode: Address GNR errata and follow-up Chang S. Bae
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d5ea0c8a-0518-4fc6-9d5f-9062acad45a5@intel.com \
--to=chang.seok.bae@intel.com \
--cc=andrew.cooper3@citrix.com \
--cc=arjan.van.de.ven@intel.com \
--cc=bp@alien8.de \
--cc=dave.hansen@linux.intel.com \
--cc=hpa@zytor.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=sohil.mehta@intel.com \
--cc=stable@vger.kernel.org \
--cc=tglx@kernel.org \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®