From: "Chang S. Bae" <chang.seok.bae@intel.com>
To: Borislav Petkov <bp@alien8.de>, "Kaplan, David" <David.Kaplan@amd.com>
Cc: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"x86@kernel.org" <x86@kernel.org>,
"tglx@linutronix.de" <tglx@linutronix.de>,
"mingo@redhat.com" <mingo@redhat.com>,
"dave.hansen@linux.intel.com" <dave.hansen@linux.intel.com>,
"peterz@infradead.org" <peterz@infradead.org>
Subject: Re: [PATCH 1/7] stop_machine: Introduce stop_machine_nmi()
Date: Thu, 29 Jan 2026 07:47:58 -0800 [thread overview]
Message-ID: <dffe90ae-3dfa-4f64-b9f5-311d8fc0752b@intel.com> (raw)
In-Reply-To: <20260129121729.GRaXtP2aeWkQKegxC2@fat_crate.local>
On 1/29/2026 4:17 AM, Borislav Petkov wrote:
> On Wed, Jan 28, 2026 at 05:35:56PM +0100, Borislav Petkov wrote:>
> -
> -static DEFINE_STATIC_KEY_FALSE(stop_machine_nmi_handler_enable);
> -
> -bool stop_machine_nmi_handler_enabled(void)
> -{
> - return static_branch_unlikely(&stop_machine_nmi_handler_enable);
> -}
Thanks for the detailed write-up! I just wanted to clarify a few points,
if you don't mind:
First, on patch6, it is going to be used by microcode_offline_nmi_handler()
{
if (!raw_cpu_read(ucode_ctrl.nmi_enabled))
return;
raw_cpu_write(ucode_ctrl.nmi_enabled, false);
raw_cpu_write(ucode_ctrl.result, UCODE_OFFLINE);
raw_atomic_inc(&offline_in_nmi);
wait_for_ctrl();
}
I assume you consider the per-CPU nmi_enabled bit is enough going there.
Then,
DEFINE_IDTENTRY_RAW(exc_nmi)
{
...
if (arch_cpu_is_offline(smp_processor_id())) {
microcode_offline_nmi_handler();
return;
}
...
}
Correct?
The other bit is possible bug after the removal. The NMI path
effectively becomes:
static noinstr void default_do_nmi(struct pt_regs *regs)
...
+ if (stop_machine_nmi_handler())
+ goto out;
which means it could be invoked from an NMI unrelated to stop-machine.
> bool noinstr stop_machine_nmi_handler(void)
> {
> - struct multi_stop_data *msdata;
> + struct multi_stop_data *msdata = raw_cpu_read(stop_machine_nmi_ctrl.msdata);
In that case, msdata could still be NULL here.
> int err;
>
> - if (!raw_cpu_read(stop_machine_nmi_ctrl.nmi_enabled))
> + if (!cpumask_test_and_clear_cpu(smp_processor_id(), &msdata->nmi_cpus))
> return false;
>
> - raw_cpu_write(stop_machine_nmi_ctrl.nmi_enabled, false);
> -
> - msdata = raw_cpu_read(stop_machine_nmi_ctrl.msdata);
> instrumentation_begin();
> err = msdata->fn(msdata->data);
> instrumentation_end();
Also, I suppose
this_cpu_write(stop_machine_nmi_ctrl.msdata, NULL);
> @@ -243,6 +232,17 @@ bool noinstr stop_machine_nmi_handler(void)
> return true;
> }
>
Finally, while I do appreciate the nmi_cpus approach, I could also think
another simple msdata == NULL check could be a guard here too.
Thanks,
Chang
next prev parent reply other threads:[~2026-01-29 15:48 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-25 1:42 [PATCH 0/7] x86/microcode: Refactor NMI-based rendezvous mechanism to stop-machine Chang S. Bae
2026-01-25 1:42 ` [PATCH 1/7] stop_machine: Introduce stop_machine_nmi() Chang S. Bae
2026-01-26 11:51 ` kernel test robot
2026-01-27 14:49 ` Borislav Petkov
2026-01-27 19:15 ` Chang S. Bae
2026-01-27 15:49 ` Borislav Petkov
2026-01-27 16:00 ` Kaplan, David
2026-01-27 20:49 ` Borislav Petkov
2026-01-28 1:31 ` Kaplan, David
2026-01-28 16:35 ` Borislav Petkov
2026-01-29 12:17 ` Borislav Petkov
2026-01-29 15:47 ` Chang S. Bae [this message]
2026-02-02 10:54 ` Borislav Petkov
2026-02-06 2:14 ` Chang S. Bae
2026-03-04 16:33 ` Borislav Petkov
2026-01-28 8:02 ` Thomas Gleixner
2026-01-29 17:07 ` Chang S. Bae
2026-01-30 10:02 ` Thomas Gleixner
2026-01-25 1:42 ` [PATCH 2/7] x86/apic: Implement self-NMI support Chang S. Bae
2026-01-28 8:05 ` Thomas Gleixner
2026-01-29 16:32 ` Chang S. Bae
2026-01-25 1:42 ` [PATCH 3/7] x86/nmi: Support stop_machine_nmi() handler Chang S. Bae
2026-01-25 1:42 ` [PATCH 4/7] x86/microcode: Distinguish NMI control path on stop-machine callback Chang S. Bae
2026-01-28 8:11 ` Thomas Gleixner
2026-01-29 16:32 ` Chang S. Bae
2026-01-25 1:42 ` [PATCH 5/7] x86/microcode: Use stop-machine NMI facility Chang S. Bae
2026-01-25 1:42 ` [PATCH 6/7] x86/nmi: Reference stop-machine static key for offline microcode handler Chang S. Bae
2026-01-25 1:42 ` [PATCH 7/7] x86/microcode: Remove microcode_nmi_handler_enable Chang S. Bae
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=dffe90ae-3dfa-4f64-b9f5-311d8fc0752b@intel.com \
--to=chang.seok.bae@intel.com \
--cc=David.Kaplan@amd.com \
--cc=bp@alien8.de \
--cc=dave.hansen@linux.intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=peterz@infradead.org \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
Powered by JetHome