From: Philipp Zabel <p.zabel@pengutronix.de>
To: zhangsenchuan@eswincomputing.com, bhelgaas@google.com,
mani@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
lpieralisi@kernel.org, kwilczynski@kernel.org, robh@kernel.org,
jingoohan1@gmail.com, gustavo.pimentel@synopsys.com,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, christian.bruel@foss.st.com,
mayank.rana@oss.qualcomm.com, shradha.t@samsung.com,
krishna.chundru@oss.qualcomm.com, thippeswamy.havalige@amd.com,
inochiama@gmail.com
Cc: ningyu@eswincomputing.com, linmin@eswincomputing.com,
pinkesh.vaghela@einfochips.com, ouyanghui@eswincomputing.com
Subject: Re: [PATCH v4 2/2] PCI: EIC7700: Add Eswin PCIe host controller driver
Date: Thu, 30 Oct 2025 09:43:24 +0100 [thread overview]
Message-ID: <e29ccabbe674f0a8a45978db68ca627353694e42.camel@pengutronix.de> (raw)
In-Reply-To: <20251030083143.1341-1-zhangsenchuan@eswincomputing.com>
On Do, 2025-10-30 at 16:31 +0800, zhangsenchuan@eswincomputing.com
wrote:
> From: Senchuan Zhang <zhangsenchuan@eswincomputing.com>
>
> Add driver for the Eswin EIC7700 PCIe host controller, which is based on
> the DesignWare PCIe core, IP revision 6.00a. The PCIe Gen.3 controller
> supports a data rate of 8 GT/s and 4 channels, support INTX and MSI
> interrupts.
>
> Signed-off-by: Yu Ning <ningyu@eswincomputing.com>
> Signed-off-by: Yanghui Ou <ouyanghui@eswincomputing.com>
> Signed-off-by: Senchuan Zhang <zhangsenchuan@eswincomputing.com>
> ---
> drivers/pci/controller/dwc/Kconfig | 11 +
> drivers/pci/controller/dwc/Makefile | 1 +
> drivers/pci/controller/dwc/pcie-eic7700.c | 462 ++++++++++++++++++++++
> 3 files changed, 474 insertions(+)
> create mode 100644 drivers/pci/controller/dwc/pcie-eic7700.c
>
[...]
> diff --git a/drivers/pci/controller/dwc/pcie-eic7700.c b/drivers/pci/controller/dwc/pcie-eic7700.c
> new file mode 100644
> index 000000000000..0016dd0be743
> --- /dev/null
> +++ b/drivers/pci/controller/dwc/pcie-eic7700.c
> @@ -0,0 +1,462 @@
[...]
> +static int eswin_pcie_deassert(struct eswin_pcie *pcie)
> +{
> + int ret;
> +
> + ret = reset_control_deassert(pcie->cfg_rst);
> + if (ret) {
> + dev_err(pcie->pci.dev, "Failed to deassert CFG#");
> + return ret;
> + }
> +
> + ret = reset_control_deassert(pcie->powerup_rst);
> + if (ret) {
> + dev_err(pcie->pci.dev, "Failed to deassert POWERUP#");
> + goto err_powerup;
> + }
> +
> + return 0;
> +
> +err_powerup:
> + reset_control_assert(pcie->cfg_rst);
> +
> + return ret;
> +}
> +
> +static void eswin_pcie_assert(struct eswin_pcie *pcie)
> +{
> + reset_control_assert(pcie->powerup_rst);
> + reset_control_assert(pcie->cfg_rst);
> +}
These look like cfg and powerup resets could be controlled together via
reset_control_bulk_assert/deassert().
[...]
> +static int eswin_pcie_parse_port(struct eswin_pcie *pcie,
> + struct device_node *node)
> +{ return -ENOMEM;
[...]
> + port->perst = of_reset_control_get(node, "perst");
Please use of_reset_control_get_exclusive() directly.
[...]
> +static int eswin_pcie_probe(struct platform_device *pdev)
> +{
[...]
> + pcie->powerup_rst = devm_reset_control_get(&pdev->dev, "powerup");
> + if (IS_ERR(pcie->powerup_rst))
> + return dev_err_probe(dev, PTR_ERR(pcie->powerup_rst),
> + "Failed to get powerup reset\n");
> +
> + pcie->cfg_rst = devm_reset_control_get(&pdev->dev, "dbi");
> + if (IS_ERR(pcie->cfg_rst))
> + return dev_err_probe(dev, PTR_ERR(pcie->cfg_rst),
> + "Failed to get dbi reset\n");
Please use devm_reset_control_get_exclusive() directly.
Alternatively, you could get powerup and cfg/dbi resets in bulk via
devm_reset_control_bulk_get_exclusive().
regards
Philipp
next prev parent reply other threads:[~2025-10-30 8:43 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-30 8:28 [PATCH v4 0/2] Add driver support for Eswin EIC7700 SoC PCIe controller zhangsenchuan
2025-10-30 8:30 ` [PATCH v4 1/2] dt-bindings: PCI: EIC7700: Add Eswin PCIe host controller zhangsenchuan
2025-11-03 8:48 ` Krzysztof Kozlowski
2025-11-03 9:02 ` Manivannan Sadhasivam
2025-11-03 11:26 ` Krzysztof Kozlowski
2025-11-10 9:27 ` zhangsenchuan
2025-10-30 8:31 ` [PATCH v4 2/2] PCI: EIC7700: Add Eswin PCIe host controller driver zhangsenchuan
2025-10-30 8:43 ` Philipp Zabel [this message]
2025-10-30 23:21 ` Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e29ccabbe674f0a8a45978db68ca627353694e42.camel@pengutronix.de \
--to=p.zabel@pengutronix.de \
--cc=bhelgaas@google.com \
--cc=christian.bruel@foss.st.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=inochiama@gmail.com \
--cc=jingoohan1@gmail.com \
--cc=krishna.chundru@oss.qualcomm.com \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linmin@eswincomputing.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=mayank.rana@oss.qualcomm.com \
--cc=ningyu@eswincomputing.com \
--cc=ouyanghui@eswincomputing.com \
--cc=pinkesh.vaghela@einfochips.com \
--cc=robh@kernel.org \
--cc=shradha.t@samsung.com \
--cc=thippeswamy.havalige@amd.com \
--cc=zhangsenchuan@eswincomputing.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®