From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Luo Jie <quic_luoj@quicinc.com>,
andersson@kernel.org, agross@kernel.org,
konrad.dybcio@linaro.org, mturquette@baylibre.com,
sboyd@kernel.org, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
catalin.marinas@arm.com, will@kernel.org, p.zabel@pengutronix.de
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
quic_srichara@quicinc.com
Subject: Re: [PATCH v1 0/4] add clock controller of qca8386/qca8084
Date: Wed, 9 Aug 2023 17:32:39 +0200 [thread overview]
Message-ID: <0aa707b9-8fa0-be00-af8f-dd57828cd336@linaro.org> (raw)
In-Reply-To: <20230809080047.19877-1-quic_luoj@quicinc.com>
On 09/08/2023 10:00, Luo Jie wrote:
> qca8xxx is 4 * 2.5GBaseT ports chip, working as switch mode
> named by qca8386, or working as PHY mode named by qca8084,
> clock hardware reigster is accessed by MDIO bus.
>
> This patch series add the clock controller of qca8363/qca8084,
> and add the clock ops clk_branch2_qca8k_ops to avoid spin lock
> used during the clock operation of qca8k clock controller where
> the sleep happens when accessing clock control register by MDIO
> bus.
>
> Changes in v1:
> * remove clock flag CLK_ENABLE_MUTEX_LOCK.
> * add clock ops clk_branch2_qca8k_ops.
> * improve yaml file for fixing dtschema warnings.
> * enable clock controller driver in defconfig.
So this is v2, not v1. Your next version, if happens, will be v3, please.
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-08-09 15:32 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-09 8:00 Luo Jie
2023-08-09 8:00 ` [PATCH v1 1/4] clk: qcom: branch: Add clk_branch2_qca8k_ops Luo Jie
2023-08-09 16:56 ` Konrad Dybcio
2023-08-10 3:46 ` Jie Luo
2023-08-09 8:00 ` [PATCH v1 2/4] dt-bindings: clock: add qca8386/qca8084 clock and reset definitions Luo Jie
2023-08-09 15:34 ` Krzysztof Kozlowski
2023-08-10 3:51 ` Jie Luo
2023-08-09 8:00 ` [PATCH v1 3/4] clk: qcom: add clock controller driver for qca8386/qca8084 Luo Jie
2023-08-09 15:38 ` Krzysztof Kozlowski
2023-08-10 4:44 ` Jie Luo
2023-08-09 16:57 ` Konrad Dybcio
2023-08-10 4:48 ` Jie Luo
2023-08-09 8:00 ` [PATCH v1 4/4] arm64: defconfig: Enable qca8k nss clock controller Luo Jie
2023-08-09 15:40 ` Krzysztof Kozlowski
2023-08-10 4:50 ` Jie Luo
2023-08-09 15:32 ` Krzysztof Kozlowski [this message]
2023-08-10 4:51 ` [PATCH v1 0/4] add clock controller of qca8386/qca8084 Jie Luo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0aa707b9-8fa0-be00-af8f-dd57828cd336@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=quic_luoj@quicinc.com \
--cc=quic_srichara@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®