* [PATCH] clk: tegra: Add UARTB reset
@ 2017-03-22 12:58 Peter De Schrijver
0 siblings, 0 replies; only message in thread
From: Peter De Schrijver @ 2017-03-22 12:58 UTC (permalink / raw)
To: Peter De Schrijver, Philipp Zabel, Rob Herring, Mark Rutland,
Thierry Reding, Jonathan Hunter, devicetree, linux-tegra,
linux-kernel
Bit 7 of CLK_RST_CONTROLLER_RST_DEVICES_L_0 controls the UARTB reset.
Despite the fact that Tegra210 doesn't have VFIR, 224 was assigned as the
clock ID for UARTB. We can't use 224 as the reset ID because that's already
used for TEGRA210_RST_DFLL_DVCO.
Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
---
include/dt-bindings/reset/tegra210-car.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/include/dt-bindings/reset/tegra210-car.h b/include/dt-bindings/reset/tegra210-car.h
index 296ec6e..de2fce4 100644
--- a/include/dt-bindings/reset/tegra210-car.h
+++ b/include/dt-bindings/reset/tegra210-car.h
@@ -6,6 +6,8 @@
#ifndef _DT_BINDINGS_RESET_TEGRA210_CAR_H
#define _DT_BINDINGS_RESET_TEGRA210_CAR_H
+#define TEGRA210_RST_UARTB 7
+
#define TEGRA210_RESET(x) (7 * 32 + (x))
#define TEGRA210_RST_DFLL_DVCO TEGRA210_RESET(0)
#define TEGRA210_RST_ADSP TEGRA210_RESET(1)
--
1.9.1
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2017-03-22 13:05 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2017-03-22 12:58 [PATCH] clk: tegra: Add UARTB reset Peter De Schrijver
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®