* [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4
@ 2024-09-24 9:44 Delphine CC Chiu
2024-09-24 9:44 ` [PATCH v2 1/2] ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode Delphine CC Chiu
` (2 more replies)
0 siblings, 3 replies; 4+ messages in thread
From: Delphine CC Chiu @ 2024-09-24 9:44 UTC (permalink / raw)
To: patrick
Cc: Delphine CC Chiu, Rob Herring, Krzysztof Kozlowski, Conor Dooley,
Joel Stanley, Andrew Jeffery, devicetree, linux-arm-kernel,
linux-aspeed, linux-kernel
- v2
- Split the patches for different targets.
- v1
- Revise SPI flash to dual mode.
- Revise flash layout to 128MB.
Ricky CX Wu (2):
ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode
ARM: dts: aspeed: yosemite4: revise flash layout to 128MB
.../arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts | 8 +++++---
1 file changed, 5 insertions(+), 3 deletions(-)
--
2.25.1
^ permalink raw reply [flat|nested] 4+ messages in thread* [PATCH v2 1/2] ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode
2024-09-24 9:44 [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4 Delphine CC Chiu
@ 2024-09-24 9:44 ` Delphine CC Chiu
2024-09-24 9:44 ` [PATCH v2 2/2] ARM: dts: aspeed: yosemite4: revise flash layout to 128MB Delphine CC Chiu
2024-09-25 0:52 ` [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4 Andrew Jeffery
2 siblings, 0 replies; 4+ messages in thread
From: Delphine CC Chiu @ 2024-09-24 9:44 UTC (permalink / raw)
To: patrick, Rob Herring, Krzysztof Kozlowski, Conor Dooley,
Joel Stanley, Andrew Jeffery
Cc: Ricky CX Wu, Delphine CC Chiu, devicetree, linux-arm-kernel,
linux-aspeed, linux-kernel
From: Ricky CX Wu <ricky.cx.wu.wiwynn@gmail.com>
Revise quad mode to dual mode to keep the write protect feature for the
SPI flash because the WP pin is the same pin with IO2 pin in quad mode.
Signed-off-by: Ricky CX Wu <ricky.cx.wu.wiwynn@gmail.com>
Signed-off-by: Delphine CC Chiu <Delphine_CC_Chiu@wiwynn.com>
---
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts | 6 ++++--
1 file changed, 4 insertions(+), 2 deletions(-)
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
index 98477792aa00..c4af50ba6999 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
@@ -105,7 +105,8 @@ flash@0 {
status = "okay";
m25p,fast-read;
label = "bmc";
- spi-rx-bus-width = <4>;
+ spi-tx-bus-width = <2>;
+ spi-rx-bus-width = <2>;
spi-max-frequency = <50000000>;
#include "openbmc-flash-layout-64.dtsi"
};
@@ -113,7 +114,8 @@ flash@1 {
status = "okay";
m25p,fast-read;
label = "bmc2";
- spi-rx-bus-width = <4>;
+ spi-tx-bus-width = <2>;
+ spi-rx-bus-width = <2>;
spi-max-frequency = <50000000>;
};
};
--
2.25.1
^ permalink raw reply [flat|nested] 4+ messages in thread* [PATCH v2 2/2] ARM: dts: aspeed: yosemite4: revise flash layout to 128MB
2024-09-24 9:44 [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4 Delphine CC Chiu
2024-09-24 9:44 ` [PATCH v2 1/2] ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode Delphine CC Chiu
@ 2024-09-24 9:44 ` Delphine CC Chiu
2024-09-25 0:52 ` [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4 Andrew Jeffery
2 siblings, 0 replies; 4+ messages in thread
From: Delphine CC Chiu @ 2024-09-24 9:44 UTC (permalink / raw)
To: patrick, Rob Herring, Krzysztof Kozlowski, Conor Dooley,
Joel Stanley, Andrew Jeffery
Cc: Ricky CX Wu, Delphine CC Chiu, devicetree, linux-arm-kernel,
linux-aspeed, linux-kernel
From: Ricky CX Wu <ricky.cx.wu.wiwynn@gmail.com>
Revise flash layout to 128MB since we are using 1GB flash memory in our
project.
Signed-off-by: Ricky CX Wu <ricky.cx.wu.wiwynn@gmail.com>
Signed-off-by: Delphine CC Chiu <Delphine_CC_Chiu@wiwynn.com>
---
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
index c4af50ba6999..3073ade6d77c 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
@@ -108,7 +108,7 @@ flash@0 {
spi-tx-bus-width = <2>;
spi-rx-bus-width = <2>;
spi-max-frequency = <50000000>;
-#include "openbmc-flash-layout-64.dtsi"
+#include "openbmc-flash-layout-128.dtsi"
};
flash@1 {
status = "okay";
--
2.25.1
^ permalink raw reply [flat|nested] 4+ messages in thread* Re: [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4
2024-09-24 9:44 [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4 Delphine CC Chiu
2024-09-24 9:44 ` [PATCH v2 1/2] ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode Delphine CC Chiu
2024-09-24 9:44 ` [PATCH v2 2/2] ARM: dts: aspeed: yosemite4: revise flash layout to 128MB Delphine CC Chiu
@ 2024-09-25 0:52 ` Andrew Jeffery
2 siblings, 0 replies; 4+ messages in thread
From: Andrew Jeffery @ 2024-09-25 0:52 UTC (permalink / raw)
To: patrick, Delphine CC Chiu
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Joel Stanley,
devicetree, linux-arm-kernel, linux-aspeed, linux-kernel
On Tue, 24 Sep 2024 17:44:28 +0800, Delphine CC Chiu wrote:
> - v2
> - Split the patches for different targets.
> - v1
> - Revise SPI flash to dual mode.
> - Revise flash layout to 128MB.
>
> Ricky CX Wu (2):
> ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode
> ARM: dts: aspeed: yosemite4: revise flash layout to 128MB
>
> [...]
Thanks, I've applied this to be picked up through the BMC tree.
--
Andrew Jeffery <andrew@codeconstruct.com.au>
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2024-09-25 0:52 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-09-24 9:44 [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4 Delphine CC Chiu
2024-09-24 9:44 ` [PATCH v2 1/2] ARM: dts: aspeed: yosemite4: Revise quad mode to dual mode Delphine CC Chiu
2024-09-24 9:44 ` [PATCH v2 2/2] ARM: dts: aspeed: yosemite4: revise flash layout to 128MB Delphine CC Chiu
2024-09-25 0:52 ` [PATCH v2 0/2] Adjust the setting for SPI flash of yosemite4 Andrew Jeffery
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox
all inboxes | Powered by JetHome®