mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
* [patch 0/2] genirq: Make interrupt context enforcing work unconditionally
@ 2024-12-10 10:20 Thomas Gleixner
  2024-12-10 10:20 ` [patch 1/2] genirq: Make handle_enforce_irqctx() unconditionally available Thomas Gleixner
  2024-12-10 10:20 ` [patch 2/2] genirq: Remove handle_enforce_irqctx() wrapper Thomas Gleixner
  0 siblings, 2 replies; 5+ messages in thread
From: Thomas Gleixner @ 2024-12-10 10:20 UTC (permalink / raw)
  To: LKML; +Cc: Marc Zyngier, Valentin Schneider

While looking at GENERIC_PENDING_IRQ I stumbled over the fact, that the
interrupt context enforcement for ARM[64] which was attempted by

 commit 1b57d91b969c ("irqchip/gic-v2, v3: Prevent SW resends entirely")

actually never worked because handle_enforce_irqctx() is a wrapper around
the actual check and that wrapper is only providing the informatuib when
GENERIC_PENDING_IRQ is set. That's not the case for ARM[64].

Make it available unconditionally and clean up the now pointless wrapper.

Thanks,

	tglx
---
 internals.h |    8 --------
 irqdesc.c   |    2 +-
 resend.c    |    2 +-
 3 files changed, 2 insertions(+), 10 deletions(-)


^ permalink raw reply	[flat|nested] 5+ messages in thread

end of thread, other threads:[~2025-01-15 10:04 UTC | newest]

Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-12-10 10:20 [patch 0/2] genirq: Make interrupt context enforcing work unconditionally Thomas Gleixner
2024-12-10 10:20 ` [patch 1/2] genirq: Make handle_enforce_irqctx() unconditionally available Thomas Gleixner
2025-01-15 10:04   ` [tip: irq/core] " tip-bot2 for Thomas Gleixner
2024-12-10 10:20 ` [patch 2/2] genirq: Remove handle_enforce_irqctx() wrapper Thomas Gleixner
2025-01-15 10:04   ` [tip: irq/core] " tip-bot2 for Thomas Gleixner

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®